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Abstract
In recent years, organic thin-film electronics have emerged as a route towards
flexible, low-cost, large area applications, which are unfeasible in the current
silicon technology. For example, low-cost radio frequency identification (RFID)
tags that can be placed on any object, as envisioned by the ’Internet of
Things’, for smart labeling, security, monitoring, or tracking purposes. For these
applications, a nonvolatile memory functionality is crucial for their intended
operation. Therefore, simultaneous to the development of organic transistors
and circuits, progress needs to be made towards a compatible nonvolatile,
electrically reprogrammable memory array.
In this doctoral research, we aim to realize such an organic memory array
that can be integrated with the organic logic circuits on the same, flexible
substrate. More specifically, we focus on the device architecture and materials
of ferroelectric field-effect transistors (FeFET) as the basic memory unit.
The objective of this work was pursued by a combination of i) technological
advancements over the state-of-the-art; ii) further understanding of the device
operation; iii) devising a read-and write scheme suited for an array; and iv) use
of novel materials and device architectures.
By optimizing the processing conditions, we demonstrate high-performance
bottom gate - top contact (BG-TC) FeFETs with pentacene as the organic
semiconductor, as shown in Chapter 2. These memory devices can switch
within a few ms, and can be cycled for at least 10000 times. In addition,
we experimentally demonstrate a long term retention data of more than one
year. These results make this device highly promising for non-volatile memory
applications.
Unexpectedly for a bi-stable material, the BG-TC FeFET shows three
reprogrammable memory states: ’OFF’, ’Intermediate’ and ’ON’ state. Using
Scanning Kelvin Probe Microscopy, we elucidate the device operation in this
device structure in Chapter 3. These measurements show that the ferroelectric
v
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layer in the channel region of the FeFET is not fully polarized in the ’OFF’ and
’Intermediate’ states. The difference between these two states can be explained
by a different injection property of the contacts, caused by the ferroelectric
polarization state underneath the source-drain contacts. This refinement clarifies
the peculiarities experimentally found in literature, as well as in our own results.
To integrate with organic circuits, as well as to fabricate memory arrays,
photolithography must be used. In addition, the bottom gate - bottom contact
(BG-BC) device architecture needs to be adopted. By further technology
development, we realize such a memory FeFET that can be integrated with
current state-of-the-art organic circuits on flexible substrates, as demonstrated
in Chapter 4. Moreover, we employ this technology to fabricate a passive NAND
array, as described in Chapter 5. The NAND architecture was chosen, as it
offers the highest possible density of all transistor memory arrays. Despite the
fact that passive arrays are more challenging to reliably address all FeFETs, we
demonstrate a non-destructive read and write operation in the NAND array.
Finally, novel device architecture and materials are explored to improve the
memory characteristics in Chapter 6. Replacing pentacene with novel, high-
mobility semiconductors alone are proven to be unsuccessful to enlarge the
memory window in the BG-BC FeFET. On the other hand, by adapting a planar
heterojunction structure in the device, the memory window can be significantly
enlarged by 30-60 %. The heterojunction device architecture is promising
for further improvements, as many combinations of organic semiconducting
materials are possible.
Beknopte samenvatting
In voorbije jaren is organische dunne-film electronica opgekomen als een
mogelijke route naar flexibele, lage kostprijs, groot oppervlak toepassingen,
die niet mogelijk zijn in de huidige silicium technologie. Een voorbeeld
zijn lage kostprijs radio frequentie identificatie (RFID) tags die op elk
voorwerp, zoals beoogd door de ’Internet of Things’, voor slimme labeling,
beveiliging, controle, of traceringsdoeleinden. Voor zulke toepassingen is een
niet-vluchtige geheugenfunctionaliteit van cruciaal belang voor hun werking.
Daarom moet, gelijktijdig met de ontwikkeling van organische transistoren en
circuits, vooruitgang gemaakt worden in compatibele niet-vluchtige, elektrisch
herprogrammeerbare geheugenbanken.
In dit doctoraatsonderzoek, streven we om een zulke organisch geheugenbank
te realiseren, die geïntegreerd kan worden met de organische logica op hetzelfde,
flexibel substraat. Meer bepaald, behandelen we de architectuur en materialen
van ferro-elektrische veld-effect transistoren (FeFET) als basis geheugen
element. De doelstelling van dit werk is nagestreefd door een combinatie van
i) technologische vooruitgang op de state-of-the-art; ii) begrijpen van de werking
van de geheugencomponent; iii) bedenken van een lees- en schrijfstrategie die
geschikt is voor een geheugenbank; en iv) gebruik maken van nieuwe materialen
en architecturen.
Door het optimaliseren van de processing condities, tonen we hoog-performante
’bottom gate - top contact’ (BG-TC) FeFETs aan met pentaceen als organisch
halfgeleider, zoals beschreven in Hoofdstuk 2. Deze geheugenelementen kunnen
omschakelen in enkele ms, en kunnen minstens 10000 keren herschreven worden.
Bovendien, tonen we experimenteel aan dat een lange retentietijd van meer
dan een jaar haalbaar is. Deze resultaten tonen aan dat dit geheugenelement
veelbelovend is voor niet-vluchtige geheugentoepassingen.
Onverwacht van een bi-stabiel materiaal, vertoont de BG-TC FeFET drie
herprogrammeerbare toestanden: ’UIT’, ’Tussenliggend’ en ’AAN’ toestand.
vii
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Door middel van Scanning Kelvin Probe Microscopie, verklaren we de werking
van dit geheugenelement in Hoofdstuk 3. Deze metingen duiden aan dat
de ferro-elektrische laag in het kanaalgebied van de FeFET niet volledig
gepolariseerd is in zowel de ’UIT’ als de ’Tussenliggend’ toestanden. Het
verschil tussen deze twee toestanden kan verklaard worden door een verschillend
injectiegedrag van ladingsdragers, dat veroorzaakt wordt door de ferro-
elektrische polarisatietoestand onder de source-drain contacten. Deze verfijning
verheldert zowel de bijzonderheden die in de literatuur beschreven zijn, als die
in onze eigen resultaten.
Om een integratie mogelijk te maken met de organische circuits, alsook om
geheugenbanken te realiseren, moet fotolithografische methoden gebruikt worden.
Bovendien, dient de ’bottom gate - bottom contact’ (BG-BC) architectuur
aangenomen te worden. Door een verdere technologie ontwikkeling, realiseren
we een zulke geheugen FeFET die geïntegreerd kan worden met de huidige
state-of-the-art organische circuits op flexibele substraten, zoals beschreven in
Hoofdstuk 4. Daarenboven, gebruiken we deze technologie om een passieve
NAND geheugenbank te realiseren, zoals beschreven in Hoofdstuk 5. De NAND
geheugenbank architectuur is gekozen, aangezien deze de hoogste dichtheid
aanbiedt van alle transistor geheugenbank architecturen. Desondanks het feit
dat zulke passieve geheugenbanken moeilijker zijn om op een betrouwbare
manier de elementen aan te spreken, tonen we een niet-destructieve lees- en
schrijfstrategie aan.
Tenslotte onderzoeken we nieuwe architecturen en materialen om de geheugenka-
rakteristieken te verbeteren in Hoofdstuk 6. Het enkel vervangen van pentaceen
door een hoger mobiliteit organisch halfgeleider, is onvoldoende gebleken om het
geheugenvenster te verbeteren in de BG-BC FeFET. Daarentegen, door gebruik
te maken van een planaire heterojunctie architectuur kan het geheugenvenster
tot 30-60 % vergroten. De heterojunctie architectuur is belovend voor verdere
ontwikkelingen, aangezien er veel mogelijke combinaties bestaan tussen twee
organische halfgeleiders.
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Chapter 1
Introduction
Undoubtedly, our lives have been dramatically changed by the technological
advancements of the past decades. Internet, computers, smartphones, tablets,
wearable electronics, and cloud-based services that we have today are becoming
increasingly more capable at an ever more affordable price. This has only been
made possible due to the semiconducting industry, whose relentless efforts to
miniaturize the silicon transistor have led to more powerful and more integrated
functionalities on smaller chip areas.
However, there are examples where traditional silicon technology has been (and
still is) economically or technically unfeasible. Displays are the most prominent
example. Most of the current displays belong to the active matrix type. That
is, behind every pixel there are transistors present to turn it on or off. These
transistors are realized in a technology different from silicon for cost reasons [13].
Even if cost was not an issue, a more fundamental problem also arises as typical
computer screen displays today are larger than the silicon industry’s standard
wafer size of 300 mm. For applications where silicon is unfeasible such as
displays, a different kind of technology is employed: thin-film technology.
A thin-film transistor (TFT) is a field-effect transistor made by depositing
the active semiconducting material, dielectrics, and metal layers as thin films
(≈ 10-100 nm) on a substrate. This fabrication method differs strongly from
the traditional silicon technology, where the substrate is the semiconducting
material itself. In addition, the electronic quality of the thin-film semiconductor
is generally much lower than mono-crystalline silicon. Therefore, thin-film
technology is found today in applications where speed is not a concern, and a
large area capability is required.
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On the other hand, the production method of TFTs highlights their key
advantage: they can be fabricated on virtually any, large area, and low cost
substrates such as glass, plastic foil, or even paper. The only limitation is that
the substrate must withstand the temperatures, solvents and chemicals that are
used during the fabrication process. Furthermore, the potential use of flexible
substrates allows roll-to-roll processing to achieve mass-fabrication similar to
newspapers, and to reduce cost.
A memory element is an electronic device that can store binary data, and is
essential in all electronic products. The large variety of applications leads to
different specifications and requirements for the memory element, but they all
have the need to store information. For example, memory stores your favorite
songs on your music player, your contact list on your phone, and photos on
your computer. Even household electronics, such as washing machines and
micro-wave ovens, require memory to store the program sequences. In addition,
the memory functionality can be an application on its own, like the ubiquitous
USB flash drives. The applications in thin-film technologies are no exceptions.
This dissertation focuses on ferroelectric transistors for memory applications in
thin-film technology using organic materials. This first chapter will introduce the
reader to organic thin-film technology, which forms the framework of this thesis.
In the first section, examples of current and future thin-film applications are
given, in which the need for a thin-film memory element will become apparent.
In section 1.2, a brief overview is presented on the operation and fabrication
of organic transistors. In section 1.3, the requirements of the ’ideal’ organic
memory is given. Furthermore, the strength and weaknesses of the candidate
organic memory technologies will be discussed. We subsequently motivate our
choice of ferroelectric transistors as the preferred memory element. Finally, we
formulate the objectives and outline of this work in section 1.4.
1.1 Sociotechnical relevance of thin-film transistors
and memory
1.1.1 Flexible flat panel displays and next generation mobile
electronics
The history of flat panel liquid crystal displays (LCD) is an incredibly rich
one, spanning decades of research. By no means this section is intended to
offer a complete overview of the development. Therefore, interested readers are
referred to Refs. [14, 15].
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Early LCDs consisted of liquid crystals sandwiched between two glass plates
with patterned transparent conducting lines. With the top electrodes running
vertically and the bottom electrodes running horizontally, a pixel was formed at
each intersection point. To display an image, signals were applied simultaneously
to all vertical lines, while signals on the horizontal lines were applied line by
line. This so called simple-matrix method posed a limit on the number of pixels
of the display, as the image quality degraded when researchers tried to increase
the number of lines [14]. The solution to this problem was to place a thin-film
transistor behind each pixel.
Amorphous silicon (a-Si) eventually became the thin-film technology of choice
due to its high ON-to-OFF current ratio, sufficient reliability and non-toxicity
compared to Cadmium Selenide (CdSe) technology. Today, most of the LCDs
still use a-Si. However, consumer’s demand for higher image resolution, higher
color depth, lower power consumption, thinner, lighter, flexible and unbreakable
displays have forced the industry to look for alternative thin-film technologies
[13].
Building a memory functionality in the pixel could be an efficient way to lower
the power consumption of displays [16]. E-readers can last weeks on a single
battery charge thanks to its electrophoretic display (EPD). EPD is an inherent
bistable display, i.e. it requires only power when the image changes, making it
suitable for applications such as reading. For display technologies that are not
inherently bistable, such as LCD and organic light emitting diode (OLED), a
thin-film memory circuit can be integrated behind each pixel [17–19].
1.1.2 Technology for the ’Internet of Things’
The ’Internet of Things’ (IoT) is a vision in which the current Internet will be
expanded to include physical objects of the surroundings. Everyday objects or
things will have a tag or a reader that contains, reads or collects data from the
environment using sensors. The data can then be accessed from any place, any
time by anyone who is authorized or even by other ’smart’ objects. The IoT
aims to provide better service to the end user as more data becomes available for
better decision making. The applications of the IoT have potential for societal,
environmental as well as economical impact [20–23].
For private users, possible applications include: domotics, personal health
monitoring, anti-theft and assisted living. Tags with sensors on perishable
goods could send you a friendly reminder to consume the goods before spoilage.
Consumer goods with tags vastly simplify the process of creating an inventory
list which could be useful for insurance purposes, putting items for sale that we
no longer use, or to facilitate lending objects to other people. The localization
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ability would allow to find back objects that we forgot where we left them, and
so on.
For business users, the impact of the IoT lies in the fields of logistics, automation,
anti-counterfeit and intelligent transport. Individual goods can be tracked in
real-time throughout the entire supply chain and product life cycle. Placing tags
on the components of a product would minimize the economic damage caused by
a product recall as more accurate data on the faulty products become available.
Monitoring the temperature, humidity, shock or vibration during transport
of sensitive goods such as pharmaceuticals and food could help maintain the
good’s state and thereby reduce wastage.
A key component of the IoT will be Radio-Frequency IDentification (RFID)
systems, composed of readers and tags [21,24]. A simple RFID tag consists of a
microchip, which stores the data, and is attached to an antenna via a coupling
element. Data is transferred wireless via magnetic or electromagnetic coupling
between the reader and tag. Usually, RFID tags are passive, i.e. they do not
have a battery. Instead, when a passive tag is within the range of a reader, the
electromagnetic waves that are emitted from the reader powers the tag. RFID
tags made in silicon technology are already commercially available and are used
e.g. to tag pallets of goods or to provide access to buildings.
Silicon RFID tags however, are still not yet suitable to tag individual goods as
envisioned by the IoT. Tagging individual items that may be thrown away after
use, requires the tag to cost a few € cents. Although the cost of the silicon
microchip is not an issue and even continues to decrease by scaling, the need
to make an external connection between the microchip with the antenna and
possibly with sensors, put a lower limit to the total cost of the tag [25]. In
addition, these connections are prone to mechanical failure if the goods are
handled harshly during transport [24]. A route to solve both problems could be
to fabricate the entire tag, chip with antenna and sensors, on the same, flexible
substrate using thin-film technology.
In all envisioned applications of the IoT, a memory is needed. This is because
unique identification of an object requires a memory on the tag to store that
information. In the case of tags with sensors, also the data collected by the
sensors need to be stored. Even if one thinks of immediately sending and storing
all collected data to cloud based solutions, a small buffer memory on the tag is
still needed in case the data was not sent properly and requires re-transmission.
For tags that are realized in thin-film technology, a thin-film memory is therefore
needed.
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Figure 1.1: Possible structures of thin-film transistors. Side view of (a) bottom gate
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gate - bottom contact. With SC the semiconductor. Text of (b)-(d) is omitted for
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1.2 Organic thin-film transistors
This section is intended to explain the basics of organic thin-film transistors
(OTFT) to the readers who are new to the field. What an OTFT looks like, and
how it operates will be briefly discussed. Examples are given of materials that
are commonly used in literature as well as in this work. Finally, an overview of
fabrication techniques is given for making an OTFT. For further information,
the readers are referred to recent reviews [13,26–28].
1.2.1 Structure and operation
A thin-film field-effect transistor consists of four patterned material layers, in
addition to the substrate: i) a ”gate” electrode; ii) a semiconductor which is
separated from the gate by; iii) an insulator, i.e. the ”gate dielectric”; and iv) a
”source” and ”drain” electrode, separated from each other in-plane by a distance
L. With the semiconductor separated from the gate by an insulator as the only
constraint, there are four possible configurations as shown in Fig. 1.1. In most
cases there is an entire overlap of source and drain electrodes with the gate
electrode in the active area, seen from the top-view. Slight variations of these
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topologies exists, such as a so-called common gate structure, which is in essence
a non-patterned bottom gate structure.
By definition, an organic TFT is a thin-film transistor of which at least the
semiconductor is an organic material. The term ’organic’ refers to organic
chemistry which concerns the synthesis, design and characterization of materials
based on carbon atoms. The electrodes and gate dielectric can be organic
materials as well, but it is not required according to this definition.
The basic electric operation of an OTFT is similar to that of the silicon metal-
oxide-semiconductor field-effect transistor (MOSFET). That is, the amount
of current that flows in the semiconductor between the source and drain
electrodes is controlled by the voltage on the gate electrode. The latter results
in the formation (or absence) of a conductive channel in the semiconductor,
at the interface with the gate dielectric. The conductive channel is formed by
accumulation of mobile charges, which in most cases have to be injected from
the (ohmic) source-drain contacts [29, 30]. In the presence of such a channel, a
voltage difference between the drain and source electrodes (VDS) leads to a flow
of electric current, i.e. the source-drain current IDS , which in effect is equal
to a continuous injection of mobile charges from the source and extraction of
mobile charges at the drain electrode. In the absence of such a channel, very
little or no current flows between source and drain electrodes, in the ideal case.
In literature, a distinction is made between n- and p-type organic semiconductors.
The same notation is used in silicon technology, however the meaning in OTFTs
is different. In Si technology, techniques have been developed over the past
decades to reliably replace a certain amount of Si atoms in defined locations
of the crystalline substrate by e.g. boron and phosphor. These atoms have
respectively, one valence electron less, and one more than Si. Addition of these
elements therefore lead to an effective majority of mobile holes or electrons
over the other, such that one speaks of p-doped and n-doped Si1. In organics
however, a similar reliable technique has not been developed yet [29]. The organic
semiconductors that have been used for OTFTs are typically intrinsic, non-
doped semiconductors, or unintentionally doped [8]. Therefore, the distinction
between n- and p-type is based on the sign of the gate-source voltage (positive
or negative) needed to form the conductive channel. This classification has no
absolute meaning but is strongly related to the TFT structure and material
combination used [31]. As such, the distinction rather reflects the ease of charge
injection from the electrodes [32]. In some cases, ambipolar behavior is even
observed, i.e. the OTFT operates at both polarities of the gate-source voltage.
1Though slightly confusing, a p-doped Si substrate (or a p-doped region in an n-doped
Si substrate) is used for an N -MOS transistor and vice versa. This is because Si transistors
operate in inversion, i.e. the source-drain current consists of minority charges.
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Figure 1.2: (a) Transfer and (b) output characteristics of a p-type OTFT.
More correctly, one may therefore read in literature of n-channel or p-channel
operation.
The operation of a typical p-channel OTFT is shown in Fig. 1.2. As can be
seen, the source-drain current shows different regimes as a function of VGS and
VDS , similar to that of the well-known Si MOSFET. As argued by Horowitz,
IDS in the linear and saturation regime can be adequately described by the
equations derived for inorganic FETs [33]:
IDS = µCinsWL (VGS − VT − VDS2 )VDS (|VDS | < |VGS - VT |) (1.1)
IDS = µCins W2L (VGS − VT )2 (|VDS | > |VGS - VT |) (1.2)
with W the channel width, L the channel length, Cins the capacitance of the
gate dielectric per unit area, µ the (field-effect) mobility in cm2V−1s−1 and VT
the threshold voltage.
The mobility expresses the ease with which the charge carriers move under an
applied electric field, and is regarded as the main figure of merit in OTFTs. The
mobility value as extracted from the TFT structure depends not only on the
semiconductor but also on several other factors [32], e.g. the roughness [34] or
polarizability of the gate dielectric [35], and charge carrier density [36]. State-
of-the-art OTFTs have reported mobility values of ≈ 1-10 cm2V−1s−1 [37].
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Figure 1.3: Schematic representation of: (a) the orbitals in an sp2 hybridized C
atom, and (b) the pi-bond in ethylene (C2H4) by the overlap of the pz orbitals from
the two C atoms.
1.2.2 Materials in OTFTs
Organic semiconductor
Materials are classically categorised by their electronic structure as either i) a
metal; ii) an insulator; or iii) a semiconductor. The electrons of the constituent
atoms in a crystal occupy certain energy levels or states in quasi-continuous
bands that are separated by forbidden energy levels. A band without electrons
can not contribute to a current. The same holds for a full band as there are no
empty states into which an electron can be excited when e.g. an electric field
is applied. In a metal, the highest occupied energy states lie within an energy
band. The band is partially filled and a metal is therefore highly conductive. In
an insulator a fully occupied energy band (valence band) is separated by a large
forbidden energy gap from the next highest energy band (conduction band)
which is empty at low temperatures. Even at room-temperature, thermal energy
is insufficient to overcome the large energy gap and therefore conductivity is
low. A semiconductor is essentially an insulator with an energy gap that is
sufficiently small (1-2 eV) such that thermal energy at room-temperature can
excite electrons from the valence band to the conduction band. The bands are
thus partially filled and the conductivity of semiconductors is between that of
metals and insulators.
Most organic semiconductors are hydrocarbon molecules with a backbone of
conjugated carbon-carbon bonds, i.e alternating single and double bonds, which
are responsible for the semiconducting properties. A carbon atom has four
valence electrons residing spatially in s and p atomic orbitals (AO), which
have discrete energy levels. In valence bond theory, the double C=C bond is
explained by mixing the 2s and two 2p valence orbitals to form three sp2 hybrid
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Figure 1.4: Schematic representation of the energy levels in carbon-carbon conjugated
molecules. Energy levels are depicted of the single C atom and its sp2 hybridized form,
of two and four C atoms. Increasing number of C atoms leads to further splitting and
the formation of quasi-continuous bands.
orbitals, leaving the 2pz orbital unhybridized. The resulting geometry of the
hybrid situation matches the experimentally found geometry in double C=C
bonds: the sp2 orbitals are co-planar with an equal angle between them and the
pz orbital is perpendicular to this plane, as shown in Fig. 1.3. End-on overlap
of the hybrid sp2 orbitals of neighbouring C atoms form a σ-bond. Lateral
overlap of the unhybridized pz orbitals form a pi-bond. The latter interaction
leads to the formation of new pi- and pi*-orbitals with respectively lower and
higher energy levels than the original orbitals, as shown in Fig. 1.4. Because
the electrons now occupy lower energy molecular orbitals than the constituent
atomic orbitals, the covalent bond is formed (in equilibrium conditions).
In larger conjugated molecules with numerous C atoms, the interaction of the
numerous pz-orbitals leads to further splitting of the molecular orbitals. For
very long conjugated chain polymers, the splitting creates quasi-continuous
energy bands which are separated by an energy gap. For smaller molecules
(e.g. pentacene has 22 carbon atoms) this is not true [8]. However, when
these molecules are placed in a crystal such as in thin-films, intermolecular
interactions leads to splitting in energy bands if the crystal is large enough. The
molecular orbital with the highest energy that still contains electrons at 0 K is
called highest occupied molecular orbital (HOMO) and the empty molecular
orbital with the lowest energy is named lowest unoccupied molecular orbital
(LUMO). The semiconducting properties of conjugated organic molecules in a
solid arise from this band structure with an energy gap between the HOMO
and LUMO.
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In inorganic semiconductors such as Si, atoms are bound by strong covalent
or ionic bonds to form the crystal. The strong electronic interaction between
the atomic orbitals lead to wide energy bands with bandwidths of several eV
that allow for charge transfer at high mobilities. In a molecular crystal, the
intermolecular van der Waals bonds is much weaker than the intramolecular
covalent bonds. Consequently, the resulting bands of molecular crystals are very
narrow, with bandwidths below 500 meV [29,38]. Thermal vibrations reduce
the interaction between molecules, reducing the bandwidth even further. As a
result of this narrow, vibration-sensitive bandwidth, charge transport in organic
crystals is limited compared to that in inorganic solids.
Organic semiconductors have also several advantages. The weak intermolecular
bonds result in soft mechanical and elastic properties, making them suitable
for flexible or stretchable substrates. The low lattice energy also leads to
low melting and sublimation temperatures such that organic materials are
processable at much lower temperatures than inorganic crystals. Furthermore,
organic materials can be highly tailored to the desired opto- and electronic
properties by using the entire toolbox made available by organic chemistry.
Organic semiconductors are classified in two categories: i) ”small molecules”
which have a low, well defined molecular weight; and ii) polymers which have a
high average molecular weight as they are built by a long repetition of monomer
units. Due to the statistics nature, polymers show a distribution of molecular
weight. Small molecule semiconductors have traditionally offered the highest
mobilities in OTFTs. However, polymer semiconductors have reached similar
mobilities (1-10 cm2V−1s−1) in recent years [39–43]. In this work, only small
molecule semiconductors have been used, as shown in Fig. 1.5.
Source, drain, gate electrodes
Noble metals such as gold (Au) or silver (Ag) are often used as source and drain
metal contacts in p-channel OTFTs. A high source-drain current in OTFTs can
only be achieved if the contacts can supply the necessary charges. A commonly
used rule of thumb to ensure a good injection of charges, is to match the
workfunction of the source and drain electrodes with the HOMO or LUMO level
of the organic semiconductor, for p- or n-channel operation respectively [44–46].
The high workfunction of noble metals such as Au (ϕ = 5.1 eV) matches well
with the HOMO levels of most p-channel organic semiconductors (≈ 5 to 6 eV).
Additionally, Au has a low chemical reactivity because of this high workfunction,
allowing processing steps which would otherwise oxidize the metal contacts.
Self-assembled monolayers (SAMs) are commonly used to modify the source and
drain electrodes in ’bottom contact’ structures, i.e. the organic semiconductor is
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Figure 1.5: Chemical structures of the organic small molecule semiconductors used
in this work.
formed on top of the electrodes. Alkanethiolates can form highly-ordered SAMs
selectively on Au and are easily prepared from solution or gas-phase [47]. The
observed improvement in charge injection is attributed to either a modification
of the work function of the electrodes or to a change in morphological growth
of the organic semiconductor [46].
For the gate electrode less constraints are imposed. In cases where reactivity
with the gate dielectric or damage by further processing steps are important,
Au has also been used as the gate electrode. A highly doped Si substrate with
a thermally grown SiO2 layer provides a convenient and readily available test
structure for use as a common gate electrode and gate dielectric, respectively.
Aluminium gate electrodes have similarly been used to grow an aluminium-oxide
(AlOx) on top of the gate by oxygen plasma [48] or anodization [49].
In this work, Au metal has been predominantly used for the gate, source and
drain electrodes. Perfluorinated benzenethiol and 1-dodecanethiol have been
explored for improving the memory device performance.
Gate dielectric
The ideal gate dielectric needs to satisfy several requirements: i) defect-free,
low leakage and high electric breakdown strength, even for thin thin layers (≈
50 - 200 nm); ii) thin, a high dielectric constant, or both, for a low gate voltage
operation; iii) patternable; iv) low surface roughness and surface energetically
compatible with the organic semiconductor to allow proper thin-film growth (for
bottom gate), or process compatibility on top of the organic semiconductor (top
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Figure 1.6: Chemical structures of organic polymers which are commonly used as
gate dielectric for OTFTs. The ferroelectric co-polymer P(VDF-TrFE) was mainly
used in this work to fabricate transistors with memory properties.
gate); v) low temperature deposition to allow usage of flexible plastic substrates
such as poly(ethylene naphthalate) (PEN) foil (< 200 ◦C) and poly(ethylene
terephthalate) (PET) foil (< 150 ◦C).
A large variety of inorganic and organic materials have been used as the gate
dielectric in OTFTs [50,51]. Aside from SiO2 and AlOx, organic polymers are
commonly used such as poly(4-vinyl phenol) (PVP), polystyrene (PS), of which
the chemical structure is shown in Fig. 1.6.
As seen in the remainder of this dissertation, a transistor with memory
capabilities is obtained when a ferroelectric material is used as the gate dielectric.
The ferroelectric co-polymer poly( vinylidenefluoride-co-trifluoroethylene)
[P(VDF-TrFE)] was primarily used in this work, as it shows the most promising
properties for memory applications [52].
1.2.3 Manufacturing of OTFTs
Layer deposition
Various methods exist for depositing thin-film layers of organic materials and
metals, each with their advantages and disadvantages. A select few are shown
in Fig. 1.7 and briefly explained. Thin-films are deposited from either i) the
gas phase; or ii) the solution phase.
In the first category, vacuum thermal evaporation (VTE) is the bench-mark
technique to deposit small molecule organic thin-films [53,54]. As illustrated
in Fig. 1.7(a), it comprises an (ultra)high vacuum chamber, crucibles which
hold and heat the materials, and a temperature-controlled substrate holder.
The material in the crucible is heated above its sublimation temperature and
ORGANIC THIN-FILM TRANSISTORS 13
(d)
(a)
(ultra)high vacuum
(c)(b)
Figure 1.7: Techniques for depositing thin-films: (a) vacuum thermal evaporation,
(b) spin-coating, (c) inkjet printing. (d) Schematic representation of a roll-to-roll
process, adapted from [1].
enters the gas phase. Due to the high vacuum, the gas molecules undergo little
collisions with the environment and travel ballistically towards the substrate. If
the temperature of the substrate is low enough, the gas molecules subsequently
re-condense as a thin-film on the substrate. During the deposition, the thickness
of the layer is monitored by a quartz crystal microbalance, which enables an
accurate measurement of nanometer films. The technique can also be used
for depositing metal layers if the system can withstand the high sublimation
temperature of the metal.
Processing from the solution phase has received considerable attention as it
potentially enables fabrication at lower costs [1]. Because of the weak forces
that hold the molecules together, organic materials can be easily processed from
solution. Polymers are typically soluble in organic solvents and are often used
for solution processing [55]. Small molecule organic materials can also be made
soluble by the addition of side-chains [56,57].
In solution-processing, the most frequently used technique is spin-coating, as
shown in Fig. 1.7(b). A mixture of solvent and organic material is first deposited
in its solution form on a substrate. The substrate is subsequently rotated at high
speeds (500-10000 revolutions per minute (rpm)) which spreads the solution
whilst the solvent evaporates, leaving a thin-film of the organic material on
the substrate. Additional thermal annealing may be used to remove residual
solvent or to obtain the desired thin-film morphology. Most of the solution and
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Figure 1.8: Techniques for patterning blanket thin-films. (a) Shadow masking during
vacuum thermal evaporation. The mask is in direct contact with the substrate. (For
clarity, the mask is drawn above the substrate.) (b) Lift-off of patterned photoresist.
(c) Etching with photoresist. (d) Etching in case the material itself can be photo
cross-linked.
materials is lost during the initial spin-process, making it a material-inefficient
technique compared to additive processes, like inkjet printing. Here, a nozzle
deposits small droplets of the solution on defined locations of the substrate,
similar to a desktop printer, as illustrated in Fig. 1.7(c). The ink needs to
be carefully selected with the right properties (viscosity, spreading, merging
and drying) for each type of substrate. Clogging of the nozzle is the main
yield-limiting factor [58].
Due to their low processing temperature, OTFTs can be fabricated on flexible
substrates. This enables mass fabrication using roll-to-roll processes, with
potentially lower cost than current technologies. Mass-printing can be used,
such as flexographic printing, gravure printing and offset printing, though they
are limited in resolution (> 20 µm) [58]. Novel techniques techniques such as
nanoimprint lithography could be used to achieve high resolutions for mass-
fabrication of OTFTs. More techniques, other than the ones mentioned, can be
found in Refs. [58–60].
In this work, VTE was used for depositing the organic semiconductor and
metals. The gate dielectric was deposited by spin-coating.
Layer patterning
For deposition techniques that cover the entire substrate, additional steps are
needed to pattern the layer in the structure of OTFTs. A simple method in
combination with VTE is to place a shadow mask in close proximity to the
substrate, as shown in Fig. 1.8(a). Although simple, the feature sizes are limited
to typically ≈ 25 µm. Another limitation is the difficult alignment of the mask
with small pre-existing patterns on the substrate.
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Figure 1.9: Classification of non-volatile organic memory technologies. Write-once-
read-many (WORM) memories are not discussed in this section.
Smaller feature sizes (≈ 5 µm) are desired, as the source-drain current scales
inversely with the channel length. High performance OTFTs and circuits
have been obtained using photolithography techniques, as illustrated in Figs.
1.8(b)-(d).
In this work, shadow masking was initially used for patterning the source
and drain electrodes, and the organic semiconductor. In a later stage,
photolithography techniques were adopted.
1.3 Organic memories
This section aims to give a summary of the organic memory technologies found
in literature. The discussion is limited to non-volatile memories, i.e. those that
retain their data when the power is switched off, as they are the most attractive
for organic thin-film applications. In addition, we limit to electrically rewritable
memories. As shown in Fig. 1.9, three categories of these memories are found in
organic technology: i) resistive; ii) charge storage; and iii) ferroelectric memories.
The focus of the discussion will be on memory performance, technical problems
and status towards integration and arrays. For further information, the reader
is referred to recent review papers [2, 3, 61–66].
Before discussing the memory technologies, the figures of merit of a memory
device are defined. Furthermore, we provide specifications as required by the
envisioned applications in organic electronics.
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1.3.1 Figure of merits of memory devices
ON/OFF ratio or difference describes the ease with which the binary ’1’
(ON) can be distinguished from the binary ’0’ (OFF). In most cases, the binary
units are physically represented by a high and a low electrical resistance as
this quantity can be easily measured. It is therefore also denoted as a ratio
of resistances (RON/ROFF ) or of current (ION/IOFF ). In reality there is a
distribution of the ON and OFF resistance values over many devices. The ratio
then refers to the mean values of these distributions2. The ON/OFF ratio also
depends on external factors (time, applied voltages, ...) as described by the
figure of merits below. The higher the ON/OFF ratio, the better.
Retention is the ability to retain the stored data over time. The on-set occurs
when the ON/OFF ratio falls below a critical value depicted by the read circuitry.
The measured quantity of either, or both the ON and OFF state can change
over time, depending on the memory technology. The higher the retention time,
the better.
Endurance is the number of times the memory can be rewritten before the
ON/OFF ratio falls below a critical value depicted by the read circuitry. The
higher the endurance cycling, the better.
Write time is the time required to program the memory with a sufficient
ON/OFF ratio. In most cases the writing occurs by applying a voltage difference
between electrodes, so the write time is also dependent on the amplitude of
this switching voltage, or electric field. The write time for a ’1’ can be different
than for a ’0’. The lower the write time, the better.
Read time is the time needed by the read circuitry for reading out the memory.
For memories based on measuring electrical resistance, the read time is closely
related to the resistance value in the low resistance state (ON state) [61]. In
most of the reports, organic memories are measured directly using probes and
a semiconductor parameter analyser instead of a read-out circuit, so this figure
of merit is usually not mentioned. The lower the read time, the better.
Switching energy is the amount of energy required to change the memory
state, expressed in Joules per bit. Often overlooked or not mentioned in
literature, this figure of merit can become important in energy-constrained
applications such as passive RFID tags. The lower the switching energy, the
better.
2The separation between the tails of these distributions is in fact what matters. In other
words, the width of these distributions should also be taken into account. This dispersion of
device characteristics is usually due to random variations in critical dimensions, thicknesses
and defects which can be mitigated by process optimization [67].
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Different applications lead to different requirements for the memory. For thin
film memory, most of the required specifications are borrowed from the current
standards in silicon Flash memory, as shown in Table 1.1. The exceptions
are the parameters related to scaling: memory size, density and cost per bit.
This is because thin-film technology aims for low-cost applications where high
performance is not a concern. Additional requirements are imposed for thin
film memory, such as flexible substrates and/or optical transparency.
Table 1.1: Requirements and specifications of non-volatile memory for thin-film and
Si flash technology. Adapted from [2,11,12].
Parameter Required in thin-film technology Current Si flash
Memory size 8 to 128 bit (initial RFID item-level) > 256 GByte
1 to 64 kbit (smart packaging, cards, ...)
Memory density not critical up to 64 kbit: ≈ mm2
Retention 10 years > 10 years
Endurance 103 to 106 cycles 103 to 105 cycles
Write time µs to ms µs/ms
Read time µs to ms µs
Write voltage < 24 V 12 V
Temperature storage: -40 ◦C to +85 ◦C same
operational: -20 ◦C to +50 ◦C same
Cost critical per array, but not per bit < 0.4 $/Gbit
Integration circuits desirable for most applications yes
Additional features flexible substrates
optical transparency (some applications)
1.3.2 Resistive memories
Memory operation
In resistive memories, the memory effect is achieved by applying a (large)
voltage across two terminals to change its electrical resistance from high to
low, or vice versa. Different structures have been proposed for organic resistive
memories, as shown in Fig. 1.10. The switching is either unipolar or bipolar [2].
In unipolar switching, the memory is programmed from high to low resistance
by applying a voltage V1 above a certain threshold and limiting the current
by a current compliance (CC). Programming from low to high resistance is
achieved by applying a voltage V2 of the same polarity as before, but without
the current compliance. In bipolar switching, opposite polarity is used. The
state of the memory is read by applying a (small) voltage across the terminals
to determine its resistance value without overwriting the data. Because they
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Figure 1.10: Left figure: memory operation of an organic resistive memory. Right
figure: typical structures of organic resistive memories: i) single organic layer, ii)
bilayer, iii) single layer with nano-traps in the middle of the layer, iv) randomly
distributed nano-traps within the single organic layer. Adapted from [2,3].
can be individually addressed in an array, they are also called resistive random
access memories (RRAM).
Different mechanisms have been proposed to explain the conductance switching
in organic RRAM. A discussion of all these mechanisms can be found in [3, 68].
Most often however [2, 3, 61], the filamentary conduction mechanism has been
suggested: the high conductance state is achieved by the formation of conductive
filaments between the two metal electrodes, and the low conductance state is
obtained by the subsequent disruption of the filaments.
RRAM performance
The filamentary nature may explain the memory performance that has been
observed in organic RRAM. Kim et al. found that the ON current and ON/OFF
ratio increased when scaling down the area from 40 µm x 40 µm to 200 nm x 200
nm [69]. Repeated formation and rupture of the filaments can be problematic
for the endurance performance, as the same report by Kim et al. only shows ≈
100 cycles. Müller et al. however, demonstrate endurance up to 104 cycles in
CuTCNQ based memories, though with an ON/OFF ratio ≈ 10 [70]. Retention
time can be long, as Colle et al. observed little change in their ON and OFF
currents for more than a month [71].
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Figure 1.11: Illustration of the ”sneak-currents” problem in purely resistive memories.
No current can flow through the selected cell which is programmed in the OFF state.
However, surrounding cells in the ON state provide a parallel conductive path, shown
by the black arrows.
RRAM arrays and integration
Being a two-terminal device, the memory elements can be placed in a simple
cross-point array which gives the highest density possible. For this reason,
RRAM is one of the major contenders in silicon technology to replace flash
memory [72]. Although high density scalability is not a concern in organic
technology, organic RRAM is an active field of research as its simplicity is
appealing for low-cost fabrication [2] and for multi-layer stacking [73].
It is important to note that cross-point arrays of resistive elements suffer from
so-called ”sneak-currents”. A memory element that is programmed in the OFF
state can be falsely read as an ON state due to parallel conductive paths, caused
by the surrounding elements that are programmed in the low resistance state
(see Fig. 1.11). As the sneak current needs to flow ’backwards’ at least once in
any parallel path, the problem can be solved by adding a rectification element
in series with the memory element. The largest possible size of a single memory
bank then will be limited by the rectification ratio.
1.3.3 Charge-storage transistor memories
Memory operation
In charge-storage transistor memories, the memory states are obtained by
shifting the transistor curves over the gate voltage axis, as illustrated in Fig.
1.12. This shift is achieved by trapping or storing charges into a medium in
between the gate and semiconductor by applying a (large) voltage difference
between gate and source/drain (VGS,program). If the charges do not immediately
flow away, they will screen subsequent gate voltages and thus cause a shift.
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Figure 1.12: Left figure: memory operation of a charge-storage transistor memory.
Example is given for a p-type semiconductor with only hole-trapping. Insets show
the charging in a floating gate structure for the programmed and erased states. Right
figure: schematic representation of charge-storage transistors (not drawn to scale). i)
storage in floating gate (FG), ii) in nanoparticles , iii) in a chargeable polymer dielectric,
with OSC the organic semiconductor and S/D the source and drain electrodes.
To remove the trapped charges, or to trap charges of opposite polarity [74], a
(large) gate voltage VGS,erase of opposite polarity is needed. A (small) gate
voltage VGS,read, is applied to read the memory such that the memory state is
not disturbed. The voltage shift or memory window, rather than ION/IOFF , is
typically used to quantify the difference between the memory states.
As illustrated in Fig. 1.12(i)-(iii), charges can be stored in i) a floating gate;
ii) nanometer-sized particles (NP) surrounded by an insulating layer; or iii) in
a dielectric layer. [2, 65,66].
Charge-storage memory performance
Although silicon floating gate transistors are found today in USB sticks, memory
cards for digital cameras, and solid state hard drives [67,75,76], only few authors
have reported this architecture in organic technologies [77,78]. Sekitani et al.
fabricated an organic floating gate memory using a thin (4 nm) AlOx layer
with a self-assembled monolayer (2 nm) to isolate the Al floating gate [77].
Retention time however, was only a few hours which the authors attributed
due to charge loss during read-out. Most likely, this was caused by the thin
AlOx layer. Therefore, Kaltenbrunner et al. employed a thicker (8.5 nm), dense,
barrier-type AlOx layer made by potentiostatic anodization instead of an oxygen
plasma treatment [78]. The result was an improved retention time of 105 s and
an endurance of 104 cycles. In both reports however, a write time of 1 s was
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needed, which is three orders of magnitude slower than the specifications given
in Table 1.1.
In the floating gate architecture, only one leakage path is sufficient to drain all
the charges from the floating gate. The retention time could be improved by
storing the charges in multiple, discrete nanoparticles instead [2, 63, 79–90]. Liu
et al. embedded Au nanoparticles in polyion layers which were then separated
from the organic semiconductor by a 10 nm thin poly(4-vinylphenol) (PVP)
layer. Retention time however, was only 200 s, presumably due to the poor
insulating properties of the thin PVP layer [79]. Longer retention times of 104 to
105 s have been reported by other authors using similar structures with different
interlayers [63, 82–87, 89]. However each of these reports required operating
voltages above 50 V with at least 1 s writing time. The operating voltage was
greatly lowered to 5 V by Zhou et al., who used Atomic Layer Deposition (ALD)
to create a dense, high-k AlOx layer as the control gate dielectric. The memory
window however, was reduced to ≈ 75 % of its original value after 105 s. In
addition. the writing time was 1 s long.
A faster writing time can be achieved by storing charges in a chargeable polymer
dielectric layers instead. Baeg et al. used poly(α-methylstyrene) (PαMS) to
trap charges, which was inserted between the SiO2 gate dielectric and the
organic semiconductor [91]. A fast writing time of ≈ µs was achieved, however
large voltages of 200 and -100 V were needed. The ease of trapping charges and
retention time was found to be inversely proportional on the hydrophobicity
and polarity of the polymer [92]. Lower voltages were obtained by Debucquoy
et al., who used a thinner SiO2 gate dielectric (20 nm) and thinner PαMS layer
(4 nm) [93]. The memory was programmed and erased with 1.5 ms pulses of 15
V amplitude. After three months, the memory window was reduced from ≈ 8
V to 2 V.
From the above discussion, it is clear that charge-storage memories present a
trade-off in retention time with programming time and voltage. To prevent
charges from leaking away, thick insulating layers need to be used which
subsequently lead to larger programming times/voltages. The example above by
Debucquoy et al. [93] was only possible by the use of a high quality, thermally
grown SiO2 on a silicon substrate, incompatible with flexible substrates. In
addition, the retention time could worsen after endurance cycling, as the
latter can damage the electrical properties of the insulator [67]. Therefore, a
combination of a long retention and endurance, with low programming times and
voltages requires a thin, high quality insulating layer. Such layers are however,
challenging to achieve within the thermal budget of thin film technology on
flexible substrates [94].
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Charge-storage memory arrays and integration
Although memories based on a transistor structure have the natural compatibil-
ity to be integrated with transistors and circuits on the same substrate, reports
on actual integration are scarce. Integration with a non-memory transistor
was recently demonstrated by Baeg et al. who fabricated select transistors
with a memory array [95]. By selectively removing the charge storing layer
poly(2-vinylnaphthalene) (PVN), and then inkjet printing a polystyrene layer,
an OTFT was obtained on the same substrate as the memory transistors.
Although a memory array was fabricated, electrical operation was not shown.
In arrays, the memory states can be disturbed by the program and read
operations of surrounding cells. Although these issues are well known in Si flash
memory [11, 67], they have not been studied so far in organic charge-storage
memory arrays.
1.3.4 Ferroelectric memories
Ferroelectric materials differ from dielectrics by their behavior in response to an
electric field. To recapitulate, a dielectric is an electrically insulating material
which becomes polarized in an electric field. Its behavior is described by the
electric displacement field D, which is defined as:
D ≡ ε0E + P (1.3)
with ε0 the permittivity of free space, E the electric field and P the polarization
density, the average electric dipole moment per unit volume. In general D, E
and P are vector fields, but for this discussion we will consider only one spatial
dimension and leave out the vector notation. Both D and P have charge per
unit area (C/m2) as dimension. The meaning of D becomes apparent when
picturing a dielectric material between two metal plates, i.e. a capacitor. By
Gauss’s law, the free charge density Q that appears on the metal plates when
an electric field E is applied across the metal plates, is related to D as follows:
Q = ±D with Q in the same units as D (C/m2).
Most dielectrics are satisfactorily described as linear, homogeneous, isotropic and
instantaneously responsive to the electric field. In such a case, the polarization
P is proportional to the applied field E. Hence, a measurement of D versus E
forms a straight line through the origin:
Plin = ε0χE (1.4)
D = ε0(1 + χ)E = ε0εrE (1.5)
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Figure 1.13: Left figure: electric displacement D versus the applied electric field E
of a common linear dielectric (dashed line) and a ferroelectric (black solid line). The
non-linear contribution of the ferroelectric is shown in the solid grey line. Middle figure:
schematic of the virtual ground integrator circuit for hysteresis loop measurements.
Right figure: structures of PbTiO3 and P(VDF-TrFE) as examples of a ’displacive’
and ’order-disorder’ ferroelectric, respectively.
with χ the electric susceptibility and εr the relative permittivity or dielectric
constant, both dependent on the dielectric material.
A ferroelectric shows a bistable hysteresis in a D-vs-E measurement as shown
in Fig. 1.13. When the applied electric field returns to zero, a remanent
polarization Pr remains which is either positive or negative depending on the
history of the applied field. The field at which the polarization switches sign
is called the coercive field Ec. To enable low voltage switching, Ec must be
small or the ferroelectric needs to be thin. The resemblance of the hysteresis to
that of ferromagnets is where ferroelectrics obtained its name. Aside from a
linear component, the polarization P in a ferroelectric thus contains a non-linear
component:
P = Plin + Pferro(E) (1.6)
D = ε0εrE + Pferro(E) (1.7)
The ferroelectric polarization P depends on the total electric field it experiences.
In this regard, it is important to note that the polarization P itself generates an
electric field, called the depolarization field [96]. This field is pointed oppposite
to the polarization direction and is proportional in magnitude to P. As the name
therefore suggests, the depolarization field tends to destroy the very reason
for its appearance, i.e. the polarization P. To prevent depolarization, counter-
charges must be present at the bottom and top surface of the ferroelectric.
The metal electrodes of capacitor structures can readily supply these charges.
Capacitors therefore approach the ideal case, in which these charges exactly
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cancel out the electric field caused by the polarization such that the total
electric field inside the ferroelectric is zero [97]. In the absence or insufficiency
of these counter-charges, the polarization P will take an equilibrium value in
which the depolarization field has become small enough to no longer affect the
polarization [98–101].
Care must be taken when interpreting a D-vs-E measurement, as other materials
can exhibit a similar hysteresis curve [52,102]. To be truly called a ferroelectric,
the remanent polarization must be repeatedly reversible by an electric field. The
bistable states are thermodynamically stable due to cooperative interactions
which favour a parallel alignment of electric dipoles [52]. The appearance of
these dipoles depends on the type of ferroelectric material. The first type
is the ’displacive’ ferroelectric in which the transition from the paraelectric
(non-ferroelectric) phase to the ferroelectric phase involves a change of the
crystal structure. An example is lead titanate (PbTiO3) which has a cubic and
tetragonal structure in the paraelectric and ferroelectric phase, respectively. A
net ionic displacement within the unit cell of the tetragonal phase causes a net
electric dipole. The second type is the ’order-disorder’ ferroelectric which is
composed of polar ions or molecules with a permanent dipole. In the paraelectric
phase these permanent dipoles are randomly oriented which results in a zero
net dipole. In the ferroelectric phase the permanent dipoles are aligned such
that a net macroscopic dipole arises. An example is the organic co-polymer of
vinylidenefluoride (VDF) and trifluoroethylene (TrFE).
The two stable states at zero electric field are natural candidates to represent a
digital ’1’ and ’0’. Theoretically, the retention of ferroelectric memories should
be infinite as the states are thermodynamically stable. Extrinsic factors however,
can lead to shorter retention times. The ferroelectric can be placed in different
structures to obtain a memory: 1) capacitor, 2) diode or 3) transistor structure.
In the next subsections, an overview of these structures is presented with a
focus on the organic co-polymer P(VDF-TrFE) as the ferroelectric.
1.3.4.1 Ferroelectric capacitor memories (FeCAP)
Memory operation
In the most simple structure the ferroelectric is sandwiched between two
electrodes to form a capacitor (FeCAP). Programming the memory is done by
tracing the hysteresis curve, i.e. applying a positive or negative voltage on the
top electrode while the bottom electrode is grounded. The read-out operation
occurs in a similar way, applying only the positive voltage. The state of the
memory is therefore read as whether or not the polarization changes sign. If it
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Figure 1.14: Matrix addressing in ferroelectric capacitor memory. Encircled cell is
the one to be addressed. Upper left part shows the V/2 rule. Bottom right part shows
the V/3 rule for addressing the same cell.
was previously programmed by a positive voltage, then the positive read-out
voltage does not alter the polarization and no switching charge is measured
(’0’). However, if it was programmed by a negative voltage, then the positive
read-out voltage changes the polarization and a switching charge is measured
(’1’). Thus, the read-out operation is destructive in the latter case, and the
circuitry must afterwards reprogram the memory in its original state.
FeCAP memory performance
The destructive read-out burdens FeCAPs with several disadvantages. The
reprogramming operation adds additional complexity to the read- and write
circuitry, additional latency for read-out and increased requirements for the
endurance cycling. In addition, the quantity that is being measured i.e. the
displacement current caused by the switching charge, becomes smaller as the
area of the capacitor is made smaller. This scaling behavior puts an upper
limit to the highest achievable memory density, as a minimum size is required
to ensure a proper signal. The simplicity of the structure however, allows
integration in cross-point memory arrays and 3-D stacking to achieve a higher
memory density [103].
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FeCAP memory arrays and integration
A capacitive cross-point array suffers from the so-called ”half-select” or ”disturb”
problem, as illustrated in Fig 1.14. To address a memory cell for writing or
reading, half of the operating voltage V/2 is applied to the column and -V/2
to the row, while all other rows are grounded. An undesired, yet unavoidable
voltage difference of |V/2| is applied over the unaddressed cells that share the
same row or column as the addressed one. Alternatively, the V/3 scheme can
be used, with the drawback that all unaddressed cells undergo this voltage
difference. Although these ’disturb’ voltages are smaller than the operating
voltage used to program the addressed cell, repetitive application of these |V/2|
or |V/3| voltages can cause a change in the polarization density and thus data
corruption [65, 104]. Because of the ”half-select” problem, arrays of classical
inorganic ferroelectrics such as PbZr0.5Ti0.5O3 (PZT) or SrBi2Ta2O9 (SBT)
integrate a transistor in their memory cell in a 2T-2C or 1T-1C architecture.
The ferroelectric co-polymer P(VDF-TrFE) however, could be an exception
to this ”half-select” problem because its hysteresis loop is more ’square-
like’ compared to inorganic ferroelectrics [65]. The polarization switching
is exponentially dependent on the applied voltage such that application of |V/2|
or |V/3| has relatively small impact on the polarization state [104]). In fact,
cross-point arrays of P(VDF-TrFE) capacitors are now commercialized by Thin
Film Electronics ASA [105]. Circuits however, are not yet integrated on the
same substrate. Nonetheless, with memory up to 6x6 (36 bits) made on flexible
substrates in a roll-to-roll process, P(VDF-TrFE) FeCAP is the most mature
organic memory technology to date.
1.3.4.2 Ferroelectric diode memories (FeDiode)
Memory operation
The destructive read-out of FeCAPs can be alleviated by measuring the electrical
resistance across the two terminals as opposed to measuring the switching charge.
To avoid the ”sneak-currents” problem, the two-terminal device should have
rectifying properties, i.e. a ferroelectric diode (FeDiode), see Fig. 1.15.
For this device to work, current somehow needs to flow through the two
terminals, which is then modulated by the ferroelectric polarization. Bulk
oxide ferroelectrics are considered wide band gap insulators and therefore can
not be used to fabricate FeDiodes. However, thin films should be treated as
semiconductors due to the presence of lattice vacancies [106]. Blom et al. first
reported in 1994 a ferroelectric Schottky diode in which the 200 nm thick
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Figure 1.15: Left figure: memory operation of an ideal FeDiode. Middle figure:
schematic representation of the morphology in an organic ferroelectric:semiconductor
blend. Right figure: proposed mechanisms for the operation of blended FeDiodes (see
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Adapted from [4].
ferroelectric PbTiO3 was sandwiched between an oxide electrode and Au as the
ohmic and Schottky contact, respectively [107]. The hysteretic diode behavior
was explained as a modulation of the Schottky barrier width at the Au contact
by the ferroelectric polarization.
Thin layers of the organic ferroelectric P(VDF-TrFE) are good insulators as well
(in the absence of defects), but nevertheless can be used to fabricate FeDiodes.
This was recently demonstrated by Asadi et al. who blended the ferroelectric co-
polymer P(VDF-TrFE) with the organic semiconducting polymer P3HT before
spincoating [108,109]. Polymer blends are known to phase separate, in this case
as P3HT-enriched domains in a P(VDF-TrFE) matrix [110, 111]. The P3HT
domains are columnar, extending from the top to the bottom electrode [112].
Current can therefore flow across the terminals through the semiconducting
phase. The ferroelectric switches the FeDiode between bulk-limited (space-
charge-limited) and injection-limited transport as shown by experiments [109]
and modeling [4].
The details of this mechanism is however, still unclear. In the initially
proposed mechanism [108, 109] a certain morphology was adopted in which
the semiconducting phase shows an undercut. The switching was explained
by accumulation of charges in the semiconducting phase in one ferroelectric
polarization direction, causing band bending and thus a change in the injection
properties. In the theoretical work of Kemerink et al. [4], this undercut was
not needed to explain the switching. Instead, the switching is believed to
be due to the stray field of the polarized ferroelectric phase in a vertical
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morphology structure. Very recently however, cross-sectional transmission
electron microscopy (TEM) and energy filtered TEM show that blends of
P(VDF-TrFE) with PCBM indeed show an undercut of the semiconducting
phase [113].
FeDiode memory performance
Regardless of the exact mechanism, good memory performance has been shown.
Asadi et al. reported a nearly constant ION/IOFF ≈ 20 after 11 days, endurance
of 1000 cycles and switching time of 1 to 10 ms [108]. Khan et al. reported a
similar retention of 105 s with ION/IOFF of ≈ 103 [113].
FeDiode memory arrays and integration
Although integration of the organic FeDiodes with circuits has not been shown
yet, a 3x3 memory array was demonstrated by Asadi et al. [114]. Cross-talk was
studied in a 2x2 array, in which all 16 states could be distinguished. Endurance
and retention of the array however, was not shown. Furthermore, the effects of
”half-select” disturb remains to be investigated in P(VDF-TrFE) FeDiodes.
1.3.4.3 Ferroelectric transistor memories (FeFET)
Memory operation
A non-destructive read-out is also obtained in a ferroelectric field-effect transistor
(FeFET), a TFT in which the gate insulator is a ferroelectric material. As
with FeCAPs, the binary information is stored as the ferroelectric polarization
in a non-volatile manner. However, the memory states are non-destructively
read as a high or a low source-drain current, as shown in Fig. 1.16. In one
of the polarization directions (ON state), mobile charges are accumulated in
the organic semiconductor at the interface and a source-drain current can flow,
as would happen in a normal OFET. These charges simultaneously act as
the counter-charges for the ferroelectric and therefore remain as a conductive
channel when the gate voltage is removed. In the other polarization direction
(OFF state), no charges are accumulated if the semiconductor is unipolar (only
p or n-type) such that no source-drain current can flow. Due to the absence of
counter-charges, the ferroelectric is depolarized in the OFF state [115,116]. For
now, this explanation of the memory operation will suffice, which we will later
refine in Chapter 3.
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Figure 1.16: Left figure: memory operation of a FeFET. Right figure: ferroelectric
polarization in the ON and OFF state. A more refined picture will be presented in
Chapter 3.
FeFET memory performance
Before discussing the performance of thin-film FeFETs, much can be learned from
the difficulties that were encountered in silicon FeFETs. Patented in 1957 [117],
the FeFET was first realized in 1974 by Wu in silicon technology [118]. Oxide
ferroelectrics such as PZT and SBT were often used in combination with silicon.
However, buffer layers had to be used between the oxides and Si for 1) a sufficient
band-offset to avoid charge injection, and 2) to ensure a good interface for the
channel, free of surface states and impurities [106,119]. Typically low dielectric
constant buffer layers were used, which caused a non-zero depolarization field
to remain in the ferroelectric, and charge injection in the gate dielectric stack
which subsequently led to retention times below industry standards [120]. For
these reasons, which are only briefly summarized here, Si FeFETs are yet to
become a product despite their long history. Promising results were achieved
only recently by Sakai et al. who employed the unique combination of SBT
with hafnium aluminum oxide (Hf-Al-O) as buffer layer [121,122]. The same
authors succeeded in the fabrication of a 64kb NAND array in 2011 [123,124].
It remains to be seen however, if Si FeFETs will outperform its competitors as
replacement of Flash memory.
Thin film FeFETs using polymer ferroelectrics may be headed to a brighter
future thanks to its material properties. Polymer ferroelectrics have a much
lower dielectric constant (2 to 20) compared to oxide ferroelectrics (> 100)
which minimizes the depolarization field if used with a buffer layer. Polymer
ferroelectrics such as P(VDF-TrFE) may not need a buffer layer at all. Whereas
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oxide ferroelectrics are semiconductors, P(VDF-TrFE) is a wide bandgap
insulator such that charge injection is limited [125,126].
A polymer FeFET with a high performance was obtained by Naber et al.,
who used MEH-PPV3 and P(VDF-TrFE) as the organic semiconductor and
ferroelectric, respectively [127]. During the retention time measurement of one
week, a stable ION/IOFF ≈ 104 was found. In addition, the authors reported
an endurance of 1000 cycles and a switching time of 0.5 ms. Operating voltages
however, were larger than 70 V. Since then, many authors have reported thin-
film FeFETs with a polymer ferroelectric, reaching similar or improved figures
of meris as seen in Tables A.1 and A.2 (on pages 128-129). Unfortunately, not
all figures of merit are always reported, which makes a comparison difficult.
Despite the long retention shown by Naber et al., the retention loss in FeFETs
remains a concern due to insufficient understanding of the physical mechanism,
and due to the absence of accelerated tests [2]. A discussion on the performance
of thin-film FeFETs will be given in the next chapter.
FeFET memory arrays and integration
As with charge-storage transistor memories, FeFETs have the natural
compatibility to be integrated with transistors and circuits on the same substrate.
Both bottom-gated [128, 129] and top-gated [130, 131] FeFETs have been
integrated with their respective TFT’s on the same substrate.
Cross-talk, program and read disturb can occur in FeFET arrays. To solve
these problems, different architectures have been proposed in which TFT’s
are included in the memory cell in addition to the FeFET, i.e. an active
matrix array [129–132]. Sekitani et al. fabricated an 8x9 array in which each
memory cell contained two access transistors at the source and drain side of
the FeFET [129]. The memory cells were placed in columns as shown in Fig.
1.17a. In such an architecture, cross-talk is prevented by the access transistors.
Electrical characterization of the full array however, was not shown. Ng et
al. fabricated a 40x40 array by inkjet printing, though only a 7x8 subarray
was operational [131]. In each memory cell an additional TFT was integrated
at the gate of the FeFET, presumably to prevent program disturb of the
unselected transistors during the write operation. Cross-talk during read-out
was prevented in a different fashion: source- and bitlines were fabricated in
a cross-point structure in different metal lines. Very recently, van Breemen
et al. fabricated a passive FeFET array, i.e. without additional TFT’s [133].
The size advantage of passive arrays is immediately visible, in addition to a
reduction of the number of lines that need to be addressed. Program disturb was
3poly[2-methoxy, 5-(2’-ethyl-hexyloxy)-p-phenylene-vinylene]
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Figure 1.17: Array architectures of FeFETs. (a) Example of an active matrix array
with two additional access transistors (TA) in each memory cell. (b) Passive AND
architecture. (c) Passive NAND architecture. WL, BL and SL are respectively the
word, bit and source-lines.
minimized by optimizing the pulses for programming. Cross-talk was prevented
by applying a gate voltage to turn off the FeFETs without actually overwriting
the ON state to the OFF state.
1.3.5 Comparison of memory technologies
Although the figures of merit of section 1.3.1 are well known, they can not be
easily used to compare different memory technologies, or different reports of the
same technology. The careful reader might have noticed that these performance
indicators are all tied to each other. Several trade-offs can indeed occur, e.g. a
faster switching speed can be achieved by applying a larger switching voltage
but could lead to higher power consumption and lower endurance, or a longer
retention time might require a longer switching time. This makes a comparison
difficult when some figures of merit are not reported, or if they were measured
separately, e.g. programming the memory in retention tests with a longer
switching time than the best value that is reported. In addition, there is no
standardized method yet to obtain these figures of merit. As for retention time,
it is often impractical to measure for a very long time so the reported values are
in most cases underestimates. In addition, the definition for the programming
or write time can differ among literature reports, e.g. as the crossover point
between the ON-to-OFF and OFF-to-ON curves [134], rather than the time it
takes to reach a certain ON/OFF ratio.
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Nonetheless, it is informative to compare the different memory technologies
for decision-making. Table 1.2 qualitatively summarizes the organic memory
technologies discussed previously. Each of them shows advantages and potential
but also remaining issues to be solved. A quantitative comparison is shown
in Fig. 1.18, by plotting the retention and programming time that have been
reported. By nature, such a comparison is subjective and we tried to incorporate
as many reports as possible4. The graph however, strengthens the notion that
"Ferroelectric OFETs currently have the best performance among thin-film
transistor-type memories" [2]. Based on these considerations, this dissertation
focuses on FeFETs as the memory technology of choice to be integrated with
organic thin film circuits.
4For fairness, charge-storage memories that use thermally grown SiO2 on Si substrates
as part of the gate dielectric, are omitted because the same retention performance can not
be guaranteed on flexible substrates which require a different gate dielectric. As such, the
majority of reports on charge-storage memories have been excluded in Fig. 1.18.
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1.4 Objectives and outline
The main objective of this work is ”to realize an array of high-performance
ferroelectric transistors which can be integrated with the circuitry transistors on
the same, flexible substrate”.
This complex objective is pursued by realizing the following constituent
objectives: i) development of high-performance FeFETs by providing a better
understanding of the operation mechanism, by devising novel device structures,
and by exploring new materials; ii) development of a proper read- and write
scheme for the most suited array architecture, based on the characteristics of
the individual FeFETs; and iii) integration of the developed technology with
transistor circuits on a common flexible substrate.
In Chapter 2, the main challenges of P(VDF-TrFE) FeFETs are summarized.
We demonstrate that these challenges can be overcome by fabricating thin
high-quality P(VDF-TrFE) layers. Moreover, we present high-performance
FeFETs using pentacene as the organic semiconductor with a retention time of
more than a year.
In Chapter 3, we investigate the polarization state of the ferroelectric in the
memory states of the FeFET. The findings add an important refinement to
the current understanding of FeFETs. This additional insight explains the
peculiarities which have been observed in Chapter 2 and 4, and in literature as
well.
In the previous two chapters, shadow-masking is used to pattern the material
layers. This technique however, is incompatible with current state-of-the-art
OTFTs and circuits. In Chapter 4, we therefore present a FeFET technology
which can be integrated with these OTFTs and circuits, by adopting a similar
architecture and patterning techniques in the FeFET.
In Chapter 5, we demonstrate the first organic FeFET array based on a NAND
architecture. This passive array architecture was previously thought not possible
for FeFETs due to a destructive readout [135, 136]. We show however, that this
is not an issue for P(VDF-TrFE) FeFETs.
In Chapter 6, we explore strategies that may improve the memory performance.
We evaluate the use of novel, high-mobility organic semiconducting materials
in FeFETs. Furthermore, we disclose an innovative method for improving the
memory window.
In the final chapter, we summarize the main results of this work and provide an
outlook for future progress in the field of organic ferroelectric memory arrays.
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Chapter 2
High performance small
molecule FeFETs
Although many groups have demonstrated thin-film FeFETs with P(VDF-
TrFE), only a few of these reports included all the basic memory characteristics
(switching time, endurance and retention). Even fewer reports showed
performance that meet the requirements as specified in Chapter 1, all together
in a single FeFET technology. This makes an evaluation and comparison
difficult between different FeFET technologies, and with other thin-film memory
technologies.
In this chapter, we aim to identify and evaluate all the memory characteristics
in our FeFET technology. First, a literature summary is given on the main
challenges in P(VDF-TrFE) FeFETs. Next, we demonstrate thin layers of
P(VDF-TrFE) with low leakage which switches below the specified 24 V. With
the optimized P(VDF-TrFE) films, we then obtain bottom gate - top contact
(BG-TC) FeFETs with pentacene as the organic semiconductor. The transistor
operation and memory performance (switching time, endurance and retention)
are discussed and evaluated.
2.1 Main challenges in P(VDF-TrFE) FeFETs
Although many requirements are imposed on a non-volatile memory device, two
have been identified in P(VDF-TrFE) FeFETs as the most critical ones: i) thin
films for low voltage operation; and ii) long retention time [2,65,66]. The co-
35
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polymer P(VDF-TrFE) has a relatively high coercive field (≈ 50 MV/m) [137],
such that films less than 200 nm thick are needed for a voltage operation below
24 V1. In such thin films, a reduction in the polarization density is sometimes
observed, limiting its use as a memory device. In addition, such thin films
often show high leakage currents or a low yield, which can negatively affect the
retention time [120].
Reduction in polarization density in thin films of P(VDF-TrFE)
In thin-films of P(VDF-TrFE) less than 100 nm thick, a reduced crystallinity
has been observed resulting in a lower remanent polarization [139,140], or in an
increase of the switching time [104, 141, 142]. This reduced crystallinity, and
the retarded switching can be explained by the presence of a non-ferroelectric,
”dead” surface layer near the electrodes [143–145]. XPS measurements have
indeed confirmed the presence of such a dead layer for Ti [146] and for Al
electrodes [147]. By now, it is well established that the reduced ferroelectric
behavior is caused by these reactive electrodes, and is not an intrinsic feature
of P(VDF-TrFE). Inert electrodes such as Au, Ni or polymer electrodes should
therefore be used, as exemplified by several groups who have obtained switching
in thin films (50-65 nm) with proper ferroelectric response [146,148–153].
High leakage current in thin films of P(VDF-TrFE)
Although P(VDF-TrFE) is a wide band gap insulating material, difficulties
with high leakage currents and even short-circuits are often mentioned in
literature [66,104,146,152,154–157], and found in our own experience. These
issues are related to material defects and processing conditions. Defects can
indeed arise from imperfect chain configuration, heterogeneous crystalline-
amorphous boundaries, grain-grain mismatches, residual solvent or impurities
from the environment [66]. In the extreme case, such defects can cause pinholes
which subsequently allow penetration of the top electrode in the film, thus
causing a short-circuit. Although high-electric-field pulses can be used to
eliminate such hotspots [104], preventing these issues is generally preferred for
commercialization.
Several potential causes and solutions for these obstacles have been proposed,
though often without details. First, the presence of water vapor during P(VDF-
1Polarization switching of P(VDF-TrFE) is strongly field-dependent. In fact, switching
at a field equal to the coercive field hardly switches the ferroelectric, or requires very long
switching times (> 1 s). Larger fields (100 - 150 MV/m) are typically used to attain switching
times of µs ∼ ms [104,138].
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TrFE) processing is a possible concern, as briefly noted by Park et al. [66]. Benz
et al. found that the surface morphology of α-PVDF is indeed influenced by the
humidity [158]. In fact, the procedure of processing in a low (<50 %) relative
humidity environment is claimed in a patent application by Thin Film [159,160].
Such a procedure was also briefly mentioned by Naber et al. [126,154]. Recently,
Li et al. performed a systematic study on the morphology of PVDF deposited
under different relative humidity [161]. Second, a large surface roughness of the
P(VDF-TrFE) film could be indicative of voids in the film, which can increase
leakage currents [150, 157, 162]. The surface roughness and morphology can
be influenced by the choice of the solvent. Naber et al. demonstrated thin
defect-free films with low surface roughness by using cyclohexanone as the
solvent instead of 2-butanone, which often resulted in short-circuits in their
case [152]. Mao et al. however, obtained thin films (150-200 nm) spin-coated
from 2-butanone and showed that optimizing the annealing temperature may
be more crucial, in agreement with our results [162].
An often proposed solution is the addition of insulating interlayers between
P(VDF-TrFE) and the metal electrodes [66]. This solution however, is non-ideal
as the interlayer causes a depolarization field to exist in the ferroelectric and can
lead to low retention times [101,120,147,150,163–167]. Moreover, the interlayer
could completely impede ferroelectric switching, similar to the ”dead” layer effect,
as shown by a negligible hysteresis loops in P-E measurements [164,168–171],
and C-V measurements [172]. In fact, this effect can be exploited to integrate
non-ferroelectric TFTs with FeFETs without patterning the ferroelectric co-
polymer [128, 173]. Similar observations were made by our own attempts to
fabricate ferroelecric capacitors on Si/SiO2 (20 nm) substrates. Other solutions
for the leakage current have been proposed, such as cross-linking the ferroelectric
layer [155], or nanoconfinement of the ferroelectric in a pre-patterned template
layer [156]. The validity of these claims however, need to be treated with care
as the reference devices in both reports show unusual high leakage current,
resembling that of a short-circuited device.
Retention loss in P(VDF-TrFE) FeFETs
Although retention data is often reported in literature, the mechanism for
retention loss remains elusive in P(VDF-TrFE) FeFETs. The retention loss is
generally believed to be due to the depolarization field, gate leakage current,
or both; based on previous works on oxide ferroelectrics [120]. A finite
depolarization field remains when there are insufficient compensation charges,
or if these charges can not come close to the interface with the ferroelectric.
This can be caused by an additional insulating layer, as mentioned previously.
In addition, depolarization can also occur due to the finite screening length of
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Figure 2.1: Structures used in this chapter. (a) Metal-ferroelectric-metal capacitor.
(b) Bottom gate - top contact FeFET. Shadowmasking was used to pattern the organic
semiconductor pentacene and the top contacts
the metal electrodes. Good metals with a screening length of less than 0.1 nm
should be used to minimize this effect, such as Au and Pt [97]. In the case of
a semiconductor, the screening length will be much larger such that a finite
depolarization field always exists in a FeFET [106]. However, the role of this
depolarization field on the retention is still unclear in P(VDF-TrFE) FeFETs.
Few reports have attributed the retention loss in P(VDF-TrFE) to charge
injection and trapping, which could be driven by the depolarization field [174].
Gysel et al. demonstrated by PFM that the retention loss in P(VDF-TrFE) is
dominated by charge injection, rather than backswitching due to depolarization
[174,175]. Also Ng et al. concluded that the retention loss is likely dominated
by injection and trapping of charges. The authors showed that the transfer
characteristics were partially recovered upon thermally annealing, which they
attributed to detrapping of the charges [176].
2.2 Experimental methods
The device structures used in this chapter are shown in Fig. 2.1. Samples were
fabricated on glass substrates (Eagle XG, Corning) which were first thoroughly
cleaned in a sequence of sonification in detergent, deionized water and acetone,
followed by dipping in hot isopropanol and deionized water, and finally treated
by oxygen plasma. The bottom electrode of capacitors and gate electrode were
deposited by thermal evaporation of 5 nm Ti adhesion layer and 30 nm Au, and
were subsequently patterned by photolithography. The previous cleaning steps
were then repeated. To minimize the influence of humidity, all samples were
processed in a nitrogen environment from here onwards, and sealed containers
were used to transport the samples through ambient atmosphere. Thin films of
P(VDF-TrFE) were then deposited by spin-coating with concentrations varying
from 4.5 wt% to 6 wt% and spin-speeds of 2000-5000 rpm. In this work, the
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ratio of the VDF and TrFE monomers in the co-polymer was 81/19 mol%
(Tc = 127.6 ◦C ±0.5 ◦C and Tm = 143.2 ◦C ±0.5 ◦C), provided by Solvay
Specialty Polymers. Cyclopentanone was used as the solvent, unless stated
otherwise. Thicknesses of the P(VDF-TrFE) layers were in the range of 160-250
nm, as measured with a surface profilometer (Dektak, Veeco). Subsequently,
the samples were annealed on a hotplate inside a nitrogen glovebox at 60-146
◦C for one hour. For FeFETs, pentacene was then thermally evaporated (p ≈
10−8 Torr) at a rate of 0.25 Å/s and with a substrate temperature of 68 ◦C.
Finally, 100 nm Au was thermally evaporated to form the top electrode, or
source-and drain electrodes of capacitors and FeFETs, respectively.
All electrical measurements were performed in a nitrogen glovebox. Electric
displacement versus applied voltage (D-V) hysteresis loops were measured with
a virtual-ground integrator circuit (see Appendix B). Transistor characteristics
were measured using two computer-controlled Keithley 2602 units. Leakage
current measurement was performed on a HP 4156c parameter analyzer.
The contribution of the switching current was eliminated by performing two
consecutive unipolar sweeps of the same polarity. In the first sweep, a switching
peak is present in the measured current as the ferroelectric dipoles switch. In
the second sweep, the switching peak is absent as the ferroelectric is already
polarized. Hence, the measured current consists only of the leakage current and
the linear displacive current. To minimize the contribution of the latter, an
integration time of 320 ms and a slow sweep rate of 0.2 V/s were used. This
approach was preferred over sweeping at two different rates, as the exact sweep
rate can not be easily set in the parameter analyzer.
2.3 Thin low leakage P(VDF-TrFE) films
To enhance the ferroelectric property, P(VDF-TrFE) thin-films are typically
annealed between Tc and Tm prior to the top metal deposition [66, 177]. As
seen in Fig. 2.2, annealing in this temperature range shows a monotonous
increase of the root-mean-square (RMS) roughness as a function of the annealing
temperature, in agreement with literature [162,178]. Films annealed close to Tm
display a rough, long needle-like surface morphology with up to 65 nm peak-to-
peak height variation, which could be detrimental for leakage. In contrast, films
annealed close to Tc, at 126 ◦C, exhibit a smoother, short needle-like surface
with only 20 nm peak-to-peak height variation. Because Tc is not a sharp
transition, annealing slightly lower than Tc still produce proper ferroelectric
behavior, as shown in Fig. 2.3. Saturated polarization loops are measured with
Ec = 52 MV/m, corrected Pr = 6.1 µC/cm2 and Ps = 7.0 µC/cm2, comparable
to previously reported values [2, 142,179]. These results indicate that annealing
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Figure 2.3: Ferroelectric hysteresis loops of capacitors with P(VDF-TrFE) annealed
at 126 ◦C. The applied voltage was a triangular waveform at a frequency of 100 Hz,
with different amplitudes (black full curves). The corrected P vs E (gray dashed curve)
was extracted from the saturated hysteresis loop swept at ±150 MV/m. Thickness of
the ferroelectric and capacitor area were 162 nm and 1.35 mm2, respectively.
close to, or even slightly lower than TC is sufficient to achieve the ferroelectric
property while simultaneously achieving a low RMS roughness.
In the previous results, cyclopentanone was used as the solvent instead of
cyclohexanone, the latter being proposed by Naber et al. [126]. As seen in
Fig. 2.4, the RMS roughness can be further improved by spin-coating from
cyclopentanone solutions. The choice was further motivated by a significant
reduction in the number of spherulitic defects, as seen in the optical microscope
images of Fig. 2.5. It is known that polymers such as polyethylene display
spherulitic growth, which has been observed for PVDF as well [180]. In addition,
cyclopentanone has a lower viscocity than cyclohexanone, easing the processing
of P(VDF-TrFE).
Leakage current measurements on the optimized film are shown in Fig. 2.6. For
all the thicknesses studied here, a low leakage current density of less than 10−7
A/cm2 is obtained at an electric field of 100 MV/m. This field is typically applied
for switching the ferroelectric, and leads to operating voltages well below the
specified 24 V for the thinnest film. In comparison, previous works in literature
reported leakage currents exceeding 10−7 A/cm2 for similar thicknesses and field
strengths [152,162,181]. The increase of leakage current density with larger area
suggests that the conduction mechanism could be of extrinsic nature, i.e. by
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Figure 2.5: Comparison of P(VDF-TrFE) layers spin-coated from two different
solvents: (a) cyclohexanone, and (b) cyclopentanone. Images were taken using an
optical microscope with polarizing filters.
defects or impurities. In the extreme case, large particles cause short-circuited
devices, as evidenced by local hotspots found on the exact same location as
a height peak (Fig. 2.7). These results show that care must be taken during
device preparation, though low leakage films can be obtained in the absence of
hard failures.
2.4 High-performance pentacene FeFETs
With the optimized P(VDF-TrFE) films, we fabricated bottom gate - top contact
FeFETs with pentacene as the organic semiconductor. In the first section, the
operation of the FeFET as a transistor is discussed. In the second section, the
memory performance of the device is evaluated.
2.4.1 Transistor operation
Memory operation in the BG-TC FeFET is illustrated in the clockwise hysteresis
of the transfer characteristics, as shown in Fig. 2.8. A clockwise hysteresis (for
p-channel) in |ID| is often attributed to the ferroelectric effect [127,169,181–183].
However, this claim needs to be taken with caution, as a clockwise hysteresis
can also be caused by mobile ions, metastable dipoles or charge injection from
the gate [52, 94]. Switching of the ferroelectric is evidenced by the doublet
peaks in the gate current [152,184,185]. The majority of this signal however,
originates from the area overlap between gate and S/D contacts which were 6-12
times larger than the channel overlap. Therefore, the peaks can not confirm
switching in the channel region, though they provide indirect evidence as the
peaks coincide with the transitions from low to high drain current (OFF and
ON state, respectively). To distinguish the ferroelectric effect from other effects,
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Figure 2.6: Leakage current density in capacitors with optimized P(VDF-TrFE)
layers, i.e. annealed at 126 ◦C for one hour in a nitrogen environment. (a) Variation
in capacitor area, for a 253 nm thick film. (b) Variation of thicknesses, for a capacitor
area of 0.065 mm2. For each area and film thickness, at least two capacitors were
measured and are shown here.
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Figure 2.7: Correlation between a current density hotspot and a height peak in
the film. (a) Hotspot visualized under an optical microscope by the liquid crystal
method. (b) Surface topology map of the same capacitor device as in (a), measured by
a profilometer in mapping mode on the top electrode. (c) Cross-section of the surface
topology map along A-A’.
gate voltage sweeps of different magnitude are shown as well in Fig. 2.8. As
seen, the memory window (taken arbitrarily at 10 nA) saturates at larger VGS .
Hence, the clockwise hysteresis stems indeed from the ferroelectric effect, as it
would otherwise broaden for larger VGS if metastable dipoles, mobile ions or
charge trapping were the cause. The ferroelectric origin is further supported by
the similar memory window at different sweep speeds, as seen in Fig. B.6 of
Appendix B. Therefore, we can safely conclude that the clockwise hysteresis in
our FeFET is caused by the ferroelectric switching.
Questions remain however, whether the ferroelectric is indeed polarized in the
OFF state. In other words, whether it switches between i) a polarized and a
depolarized state; or ii) two polarized states. The nearly symmetrical memory
window around zero gate voltage suggests the latter, though the absence of
n-channel current suggests the first mechanism [115,116,186]. In addition, this
device structure shows two (doublet) peaks at positive gate voltage (VGS ≈ +5
V and ≈ +10 V) in agreement with earlier reports [187, 188]. This observation,
and a more refined picture of the ferroelectric polarization in the FeFET will
be elaborated in the next chapter.
Another interesting observation in Fig. 2.8(b) is that after switching to the ON
state, the FeFET shows a negative transconductance (gm), i.e. |IDS | decreases
with increasing negative VGS , in both forward and backward sweep. This
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negative transconductance suggests a maximum attainable drain current in
this device architecture, which would severely limit the memory performance.
In fact, a smaller gate voltage sweep range results in a higher drain current.
This finding is in contrast with typical OTFTs in which the mobility, and the
drain current, generally increases with |VGS |, i.e. charge carrier density, as
higher energetic states are being filled [29,189–193]. In addition, the negative
transconductance complicates a correct extraction of the mobility from the
transfer characteristics with the commonly used formulas. We note that the
gate leakage or displacement currents are two orders of magnitude lower in the
backward sweep, and therefore are not causing a measurement artifact.
As shown in Fig. 2.9, the measurement conditions play an important role in this
negative gm. The effect is only observed in the 20 V VGS sweep range and for
|VDS | < 7 V, as summarized in Fig. 2.10. The dependence on the sweep range
is likely due to the history-dependent polarization density of the ferroelectric.
We note that compared to Fig. 2.8, the gm for the 15 V sweep range is now
positive for all VDS , which could be due to sample-to-sample variation or due to
the reversed measurement sequence. Both figures show the same trend however,
and differ only in the VGS sweep range for which gm changes from negative to
positive.
For a (p-type) transistor in the linear regime, the following equation holds:
|IDS | = µ(VGS)Clin(VGS)W
L
(|VGS | − VT − |VDS |2 )|VDS | (2.1)
In general, the mobility µ and even the linear capacitance Clin can be a function
of VGS . Therefore, a negative transconductance can occur when the product
|µ(VGS)Clin(VGS)VGS | decreases with increasing accumulation. This can only
occur if the linear capacitance or mobility, or both, is a decreasing function of
|VGS |. These possible effects in our device are now briefly discussed.
As reported in literature, the ferroelectric copolymer P(VDF-TrFE) displays a
negative gate-bias dependent capacitance [115,177,194]. Hence, the negative
transconductance could be due to this effect. That is, if the capacitance strongly
diminishes as a function of |VGS |, then the induced charge in the channel Q =
|Clin(VGS)VGS | decreases with increasing negative gate voltage. In addition,
the lower induced charge would lower the charge carrier mobility, as the latter
generally increases with accumulation in organic semiconductors. Therefore,
the lower induced charge would further reduce the drain current, leading to
a negative transconductance. Although this gate-bias dependent capacitance
could explain our results, it opposes the polarization hysteresis measurement in
P(VDF-TrFE) capacitors. In the latter, the displacement generally increases
with applied gate voltage, as shown previously in Fig. 2.3, suggesting that the
induced channel charge should still increase with |VGS |.
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On the other hand, the negative transconductance could be caused by a negative
mobility dependence on the gate voltage due to the high charge carrier density
or electric field, induced by the ferroelectric in the ON state. Indeed, assuming
that Ps = 7.0 µC/cm2 is induced in the first monolayer of the channel [116,195],
a hole density > 4 x 1013 cm−2 or 0.1 holes per pentacene molecule2 is obtained.
Such hole densities and field correspond to applying VGS > 200 V over a 100
nm SiO2 gate insulator, which is much higher than its breakdown voltage and
is therefore not reached in typical OTFTs. However, such carrier densities have
been reported in electrolyte-gated OTFTs, in which a negative transconductance
is also observed when the density exceeds a strikingly similar value of ≈ 2 x
1013 cm−2 [196–200].
A possible explanation for the negative mobility dependence is given by
theoretical models based on hopping in disordered organic semiconductors
[201–203]. A maximum in the mobility as a function of charge carrier density
can occur due to the interplay between two competing effects: i) state-filling
effect; and ii) Coulomb interactions; which increases and decreases the mobility
2In this calculation, a surface density of 4.1 x 1014 molecules/cm2 is used for the pentacene
layer. A herringbone structure is assumed with lattice parameters a = 6.3 Å and b = 7.7 Å
and 2 molecules per unit cell [8].
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with carrier density, respectively. At very high carrier densities (> 0.1 carriers
per site), the mobility could decrease if the latter effect dominates. Although this
could explain our results, the detailed density dependence in this regime depends
on the specific model used such that not all models predict a maximum [201].
In addition, it is not clear how this interplay could be influenced by the lateral
field, i.e. VDS , as experimentally observed in Figs. 2.9 and 2.10. Moreover, the
models would predict a similar feature for high mobility semiconductors. As will
be seen in Chapter 6) however, FeFETs using higher mobility semiconductors
do not show a negative transconductance. Hence, we find it unlikely that the
observed negative mobility dependence is due to a theoretical maximum of the
mobility as a function of charge carrier concentration.
Roughness of the dielectric-semiconductor interface, which is neglected in the
theoretical models, could also explain the negative gm. As seen previously in
the AFM measurements, thin-films of P(VDF-TrFE) show an RMS roughness
of ≈ 2-3 nm, which is larger than the thickness of a pentacene monolayer (≈ 1.4
nm [8]). Such rough interfaces decrease the mobility in pentacene OTFTs by one
to two orders of magnitude, as shown previously by Steudel et al. who attributed
this effect to a hindered movement of the charges along the ”valleys” of the rough
interface [34]. The effect worsens with increasing accumulation, as the charges
are pulled closer to the interface [195, 204]. Although the extracted mobility
showed a negative gate voltage dependence, Steudel et al. did not observe a
negative gm. In our FeFET, the mobility degradation could be enhanced by
the high electric field induced by the ferroelectric dipoles. Application of a
more negative VGS would lower the mobility further, thus leading to a negative
gate voltage dependence. The effect of roughness would also explain why
µ(VGS) depends on VDS as charges can move more easily out of the roughness
”valleys” with larger lateral fields. However, further studies are needed to
verify this theory. Experimental proof on the physical origin of the negative
transconductance may be provided by varying the surface roughness of the
ferroelectric; using semiconductors with a different mobility; and clarifying the
charge carrier density in a FeFET.
2.4.2 Memory performance
2.4.2.1 Switching time
The protocol used for measuring the switching time is shown in Fig. 2.11(a). For
each data point, the FeFET was first switched to a fully known state (either ON
or OFF) by applying a pulse of ± 20 V with a sufficiently long width of 1 s. This
set operation was performed each time to ensure that all programming pulses
start from the same state, and are not influenced by previous ’attempts’ of
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switching. The program and set pulses were of opposite polarity. The minimum
pulse width was limited to ≈ 0.2 ms due to the measurement instrument that
was used.
In capacitors, the switching time is usually defined as the maximum in ∂D∂log(t)
[104,205]. This maximum however, denotes the time when polarization reversal
rises fastest, as opposed to the time when the reversal is completed. For FeFETs
in memory applications, the latter is of more importance. Therefore, we choose
to adopt a more practical definition for the switching time as the minimum
width of the program pulse which results in a drain current of > 0.1 uA (i.e.
fully ON state) and < 500 pA3 (i.e. fully OFF state).
As seen in Fig. 2.11(b) and (c), switching in our FeFETs is completed within
0.1-10 ms for voltages less than 24 V amplitude. Larger voltage amplitudes
cause shorter switching times, as expected from the exponential dependent
switching in the ferroelectric co-polymer [206, 207]. In our FeFET however,
this voltage dependence differs whether the switching starts from the OFF or
ON state. In the case of switching from the OFF state (Fig. 2.11(b)), a pulse
of -12.5 V (78 MV/m) for 2.5 ms is minimally needed. This switching time
is similar to the time needed to complete polarization reversal using a similar
electric field in capacitors [104]. In the opposite case, starting from the ON
state (Fig. 2.11(c)), the switching is noticeably slower, requiring a ten times
longer pulse (25 ms) of +12.5 V. This asymmetry is most likely related to our
earlier observation of two switching peaks at positive gate voltage, as opposed
to one at negative gate voltage. In other words, switching to the OFF state is a
two-step process. Li et al. demonstrated that the second step involves injection
of electrons from the Au electrode to compensate the ferroelectric dipoles [188].
Due to the large difference in LUMOpentacene and workfunction of Au, injection
of electrons is less efficient than for holes and thus requires larger voltages. The
asymmetry has strong implications, as it requires the ferroelectric to be scaled
further down in thickness to obtain 1 ms programming times as specified. In a
memory array however, this condition can be relaxed by first programming the
entire array to the OFF state, and subsequently programming an ON state in
the cells where necessary.
2.4.2.2 Endurance
Endurance cycling was performed according to the measurement procedure
shown in Fig. 2.12(a). Here, we consider each bipolar (ON-OFF) program
pulse and each transfer characteristics measurement (sweep) as one program
3Low drain currents were difficult to measure due to the large displacive currents. The
measured gate current was between 100-400 pA.
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Figure 2.11: Switching time and voltage measurements of the BG-TC pentacene
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HIGH-PERFORMANCE PENTACENE FEFETS 53
cycle. Sufficiently long programming pulses of 1 s were used to ensure switching
between fully ON and OFF states in all cycles.
Degradation of the FeFET under repeated cycling, or fatigue, is shown in Fig.
2.12(b). The ON current is lowered to 50% of its initial value after 500 cycles,
and finally to ≈ 10% after 104 cycles. The constant OFF current of 1 nA is
much higher than expected from the switching time measurement, and is most
likely a measurement artifact caused by displacement currents. Such currents
were also observed at the start of the transfercurve sweeps, as shown in Fig.
2.12(c). From the subtreshold slopes in the forward sweeps, the actual OFF
current up to 104 cycles is estimated to be less than 100 pA. Repeated cycling
thus mainly affects the ON current of the FeFET, in agreement with Naber
et al. [127]. The ON/OFF ratio is estimated to be larger than 100 up to 104
cycles, making it very promising for thin-film applications.
It would be interesting to compare the fatigue performance with that of
capacitors in literature. Up to 104 cycles, Pr in P(VDF-TrFE) capacitors
typically remains higher than 85% of its initial value [104, 146, 153, 208–211],
and thus degrades much less than the ON current of our FeFET. A stronger
degradation in the latter is rather expected as the ON current depends on the
induced channel charge and carrier mobility. Despite the fact that endurance
in P(VDF-TrFE) capacitors is not well understood yet [104,212], many authors
attribute the loss of Pr to charge injection in the ferroelectric [209–213]. Whereas
these injected charges only reduces the switchable polarization in capacitors,
they could affect FeFETs in multiple ways: i) impeding charge transport, or
lower carrier mobility if they are trapped close to the interface; ii) screening
the applied gate voltage, and thus shifting the on-set voltage; iii) reducing the
switchable polarization as in capacitors, leading to a lower induced charge in
the channel. All these mechanisms could contribute to the changes seen in the
transfer characteristics of Fig. 2.12(c). Further investigations will be needed to
assess these possible causes of fatigue in FeFETs.
2.4.2.3 Retention
Long term retention of almost three years is shown in Fig. 2.13. As can be
seen, the degradation is mainly found in the ON current, as in the endurance
measurement. Interestingly, the ON state decays in two phases4, as shown
in Fig. 2.14. In the first two months, the ON current decays logarithmically,
ID ∝ -log(1+t/t0). After this period, the ON current decays exponentially
or linearly in time. These two phases have not been observed previously, as
4A reasonable fit over the entire range could not be obtained with a single exponential,
stretched exponential, power law or log(1+t/t0) function.
54 HIGH PERFORMANCE SMALL MOLECULE FEFETS
1 10 100 1000 10000
-10
10
-9
10
-8
10
-7
10
-6
10
Program cycles (-)
- 
I
 (
A
)
D
(b)
(a)
V
GS
V
DS
Program
±15 V, 1s
1s
Measure I
D
~ ~
Set
+15 V, 1s
1s
-2 V
Measure I vs V
 D GS
~ ~
~ ~
~ ~
Sweep
±15 V
-15 -5-10 5 15
-10
10
-9
10
-8
10
-7
10
-6
10
V  (V)
GS
|I
| 
(A
)
D
(c)
0 10
Cycle 2
11
101
1001
10001
Start
Figure 2.12: Endurance of the BG-TC pentacene FeFET. (a) Measurement protocol
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retention measurements typically last a few hours to weeks (see Appendix A).
For ’disposable’ applications, e.g. RFID tags in perishable goods, one year
retention is more than sufficient. In this time period, our FeFET still shows an
ON/OFF ratio ≈ 100, making it very promising for such applications.
Both exponential and logarithmic laws have been reported separately in retention
measurements of FeFETs, and in the related phenomena of imprint in capacitors,
respectively. Imprint is experimentally observed as a horizontal shift of the
polarization hysteresis curve over the electric field-axis; or as an increase of
the field required to maintain a switching time, with increasing waiting time in
a certain polarization state [214]. In other words, the stressing conditions
are the same as in retention measurements. Because the polarization is
thermodynamically stable, capacitors should not experience charge loss as
a function of time. As a consequence of the destructive read-out however,
imprint can reduce the switched polarization that is measured in capacitors.
This occurs when the measurement pulse is no longer sufficient to polarize the
ferroelectric in the opposite state [215]. Imprint should also occur in FeFETs,
though its relation with retention has not been studied so far.
An exponential (or stretched exponential) decay of the ON current were reported
in P(VDF-TrFE) FeFETs by Gysel et al. and Ng et al. who both attributed
the retention loss to charge injection and trapping [174,176]. In both reports
however, the normalized ON current decayed to ≈ 0.4 in a week. The reported
timescale of the exponential were 2x105 and 3x106 s, about one-two orders
of magnitude smaller than that found in our study (2.3x107 s). Within the
charge injection model, the difference could be explained by our high-quality
low-leakage films, though a comparison can not be made as the authors did not
report leakage data.
A logarithmic time dependence has been found in imprinted P(VDF-TrFE)
capacitors, which is frequently attributed to injection and trapping of charges
as well [214, 216–221]. In the ’passive layer’ model of Mikheev et al., the
charge injection is driven by the finite depolarization field in P(VDF-TrFE).
The injected charges result in an asymmetric charge distribution in the film,
which subsequently causes an internal bias field or screens the ferroelectric
polarization [221]. Lew et al. experimentally established a link between imprint
and filling of defect-induced charge trap states in P(VDF-TrFE), the latter
following a similar logarithmic law with a rate of 0.07. . . 0.21 µC/cm2 per
decade [214, 218]. As seen in the previous section, charge trapping is also
associated with fatigue. Indeed, Hou et al. found an increase of the imprint
rate in fatigued capacitors [220]. As discussed previously, trapped charges can
affect FeFETs in many ways. Imprint is therefore expected to have an influence
on the retention performance of FeFETs.
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Figure 2.13: Long term retention of the BG-TC pentacene FeFET. Samples were
stored, and measured in a nitrogen glovebox during the entire period. The ON and
OFF states were programmed by sweeping the gate voltage to -15 V and +15 V,
respectively. The states were then measured at regular intervals (a) by sweeping ±0.1
V around VGS = 0 V. Each data point represents an average of at least two devices,
with the errorbars denoting the minimum and maximum that were measured. (b)-(c)
Initial transfer characteristics; and (d)-(e) after 2.8 years programmed in the ON state.
Gate voltage was swept at ±15 V (gray dashed curves) and ±25 V (black full curves).
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Because imprint has the same stressing conditions as in retention measurements,
it is rather unsurprising if both have a common origin. It seems rather
contradictory then, that they follow a different time dependence in the previous
literature reports. A possible explanation for this contradiction is proposed by
the group of Tagantsev et al. [174, 221, 222]. In the initial high electric field
regime, the charge injection current J(E) follows an exponential dependence,
which predicts the logarithmic time dependence for the polarization screening.
As a consequence of this screening, the electric field in the film decreases in
time. In the small field regime, the injection current J(E) then follows a linear
dependence with electric field, which predicts the exponential time behavior
for the screening [174]. Although this could explain our results, an exponential
will always overtake the logarithmic function at some time (as observed in our
case). The physical description can therefore not explain this cross-over point,
as the electric field and J(E) should steadily decrease. In contrast with Gysel et
al. and Ng et al.5 however, we do observe a logarithmic decay in the retention
measurements, as found in imprint.
As seen in Fig. 2.13(d)-(e), imprint is also observed in our FeFET as a shift of
the switching peaks at positive VGS . For the FeFETs programmed in the ON
5We would like to comment that the first phase of the decay could also be fitted by a
stretched exponential, as Ng. et al. did. The authors gave no physical reason for such a
function, only that it is a ”phenomenological equation often applied to relaxation in disordered
systems” [176]. The logarithmic fit however, was better in our case, with R-square = 0.9568
compared to 0.9346 for the stretched exponential. Most likely, the data by Ng et al. could
have been fitted by a logarithmic function as well.
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state6, the shift occurs only at one side, i.e. the switching peak at negative VGS
did not shift, as is the case in capacitors [216, 223]. In the first ±15 V sweep
after 2.8 years, the switching peak is shifted by 8 V, and only one peak is visible
in the source current. In addition, the memory window is much reduced, to
practically zero. Hence, thermodynamic depolarization can not be the dominant
mechanism for the retention loss, as the transfer characteristics would have
been fully recovered upon resweeping. Both the window and switching peaks
are partially recovered upon sweeping a larger ±25 V sweep on the gate, which
is consistent with imprint. These findings, and the logarithmic decay of the ON
current strengthens the relation between imprint in capacitors and retention
loss in FeFETs.
In FeFETs, a source-drain current is measured, rather than switched charge.
To quantitatively relate our results with imprint, we compare the polarization
screening rate obtained from the logarithmic decay in the ON current, with
that found in literature for capacitors. The ON current read at VGS = 0 V can
be described by:
ION (t) = µ
W
L
P (t)VDS (2.2)
This equation is a good approximation as long as the shift of the on-set voltage
caused by the polarization7,
∣∣∣P (t)Clin ∣∣∣, remains much larger than 0 V. In other
words, as long as the transistor still operates in linear regime. Assuming a
constant mobility in time, the polarization then varies in time as:
P (t) = P (tinit)
ION (t)
ION (tinit)
(2.3)
with P(tinit) ≈ Pr = 6.1 µC/cm2. From the fit of the normalized ON current,
we obtain a screening rate of 0.34 µC/cm2 per decade, which is within one order
of magnitude as the above rates found by Lew et al. for imprint [214].
In the second phase, the decay deviates from the logarithmic dependence.
This could be explained as the above linear relationship between P(t) and
6For the FeFETs programmed in the OFF state, both peaks shifted (not shown). We limit
however, our discussion to the ON state, being the major factor in the retention performance.
Most likely though, imprint will impact the memory performance in real applications in which
programming can occur after a retention time in the OFF (and ON) state.
7With a dielectric constant of 14, obtained from the slope in the D-E measurement, the
initial shift caused by Pr amounts to 80 V. This is correct. As noted by Miller et al., the
concept of a well-defined threshold voltage does not exist in a FeFET as it depends on the
path which the ferroelectric takes to switch [100]. The fall of the drain current at positive
VGS in the transfer curves occurs much earlier than 80 V, because the ferroelectric switches
under the applied gate voltage. In the retention measurement, we performed a small ±0.1 V
sweep which does not cause switching. As such, the initial ”theoretical” on-set voltage of the
FeFET, read at VGS = 0 V, is 80 V.
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ION no longer holds. As the polarization is screened further, the memory
window shrinks, as seen in the ±15 V sweeps after retention (Fig. 2.13(c)).
Because the transfer characteristics can not be measured without interrupting
the memory state, the narrowing memory window could not be monitored in
time. Nonetheless, a stronger decrease of ION as a function of time can be
expected due to various processes. As the charge density P(t) decreases, the
mobility of the carriers can decrease, as mentioned in Section 2.4.1. Moreover,
charges injected and trapped at the interface could lead to a broadening of the
energetic landscape seen by the mobile charges, further decreasing the mobility.
Finally, when the shift by the ferroelectric polarization is almost diminished to
zero, the ON current read at VGS = 0 V enters subtreshold regime, which then
decreases much faster than the logarithmic decay of P(t). The decay of ION
could be predicted in a physical model of the FeFET [100,116], by taking into
account these considerations and the time dependent polarization density.
As the retention occurs in two phases, a simple linear extrapolation from the
first phase leads to incorrect predictions. Extrapolation of the retention time
requires knowledge of the degradation mechanism. Here, we showed that the
retention of FeFETs initially follows the same logarithmic time dependence as the
polarization screening that occurs in imprint of capacitors. The mechanism for
the retention loss is therefore likely the same as in imprint, i.e. charge injection
and trapping which subsequently screens the polarization. This result would be
useful to obtain a retention model of the FeFET. Furthermore, improvements
proposed for imprint would likely be useful for retention of FeFETs as well. If
the charges are injected from the gate side, use of polymer interlayers such as
PEDOT:PSSH could improve the retention time, as Hou et al. demonstrated for
imprint in capacitors [220]. If the charge trapping occurs from the semiconductor
side, the injection could be reduced by employing an organic semiconductor
with different HOMO/LUMO levels which may increase the barrier for injection.
Moreover, the mechanism predicts that retention time would improve at higher
operating temperatures, as trapped charges are released. Finally, the trapped
charges likely interferes with the FeFET memory operation, similar to the slower
switching time observed in imprinted capacitors. Further studies are needed to
investigate the memory performance under combined stressing conditions, e.g.
endurance and switching time after retention.
2.5 Conclusions and outlook
In summary, high-quality thin-films of P(VDF-TrFE) are obtained by optimizing
the processing parameters. Films with a thickness of 162 nm show a leakage
current < 10−7 A/cm2 at 100 MV/m, among the best reported so far. Bottom
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gate - top contact FeFETs made with such ferroelectric films, show a clockwise
hysteresis in their transfer characteristics which can be attributed to the
ferroelectric switching, though the polarization state in the OFF state remains
an open question. In addition, the FeFET shows a negative transconductance
in the ON state, suggesting a maximum attainable ON current in this device
architecture. We attributed this effect to a mobility degradation by the roughness
of the P(VDF-TrFE) layer, combined with the large electric fields induced by the
ferroelectric. As a memory device, the FeFET shows asymmetric switching times,
< 0.1 ms and 10 ms for OFF to ON; and ON to OFF switching respectively,
using voltage pulses below the specified 24 V. Degradation of the ON current
under repeated cycling is observed, though the ON/OFF ratio is estimated to
remain larger than 100 up to 104 cycles. Long term retention measurements of
almost three years reveal a two-phase decay of the ON current as a function
of time. From the logarithmic decline in the first phase, a close relationship is
established between the retention time in FeFETs and imprint in capacitors.
After one year, the ON/OFF ratio is still more than 100. The fabricated FeFETs
demonstrate memory performance that are promising for thin-film applications,
though further investigation on the reliability is needed.
Chapter 3
Ferroelectric polarization in
the transistor structure
As seen in the previous chapter, the drain current of P(VDF-TRfE) FeFETs
exhibits a hysteresis due to the ferroelectric property. That is, the forward
and backward gate voltage sweeps show two different onset voltages which
allow FeFETs to function as binary memory devices. Although many reports
have been published on P(VDF-TrFE) FeFETs (see Appendix A), the exact
mechanism behind its bi-stable operation is still unclear.
Firstly, a discussion has risen in literature whether the ferroelectric is polarized
or depolarized in the OFF state [115, 116, 194, 224]. Naber et al. concluded
that the ferroelectric switches between a polarized and a depolarized state [115].
This conclusion was based on their capacitance-voltage (C-V) measurements on
metal-ferroelectric-semiconductor-metal (MFSM) structures with P3HT as the
semiconductor. The C-V characteristics showed a hysteresis due the ferroelectric
effect, as expected, but was asymmetric around zero gate voltage instead of
symmetric, the latter being expected from switching between two polarized
states. In contrast to this report, Kalbitz et al. claimed that the ferroelectric is
indeed switching between two polarized states by analyzing the switching peaks
in the current density (J-V) and C-V measurements [194]. However, the authors
reported polarization hysteresis loops for the MFSM which showed half of the
switched charge that is typically found in metal-ferroelectric-metal (MFM)
capacitors. Although Kalbitz et al. did not comment on this observation,
it could indicate switching between 0 and Pr instead of between -Pr and
+Pr. Meanwhile, others authors reported full switching in MFSM structures
with semiconductors other than P3HT, namely α,ω-dihexylsexithiophene (DH-
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6T) [187] and pentacene [188]. As asserted by Naber et al., switching in the
MFSM will depend on whether the semiconductor can accumulate both holes
and electrons to compensate the ferroelectric dipoles [115]. Thus, the choice of
the semiconductor, as well as the electrodes that supply the counter-charges
play a role.
In the previous studies, only MFSM structures were investigated. This structure
however, can not confirm the polarization state in the FeFET because the
channel region lacks a metal electrode. To polarize the ferroelectric in the
channel, the compensating charges also need to travel laterally along the
ferroelectric/semiconductor interface into the channel region. This lateral
transport is very different than the vertical one, due to the anisotropic properties
in organics, geometry and interface effects. Therefore, a direct measurement of
the ferroelectric polarization in the channel is preferred.
Secondly, two different transitions have been observed for the source-drain
current from the OFF to ON state: i) gradual, starting from positive gate
voltages [115, 185]; or ii) abrupt, at close to the (negative) coercive voltage
[127, 225]. Naber et al. attributed the gradual transition to the absence of a
sharply defined coercive field when the ferroelectric switches from a depolarized
state. In this regard, the dissimilarity was attributed to different charge density
dependencies of the mobility between P3HT and MEH-PPV [115]. It is striking
though, how the the second type of transition starts at close to the coercive
field or switching peak. Such an abrupt transition at the coercive voltage is
also observed in ambipolar FeFETs [186], in which the ferroelectric switches
between two fully polarized states as both holes and electrons can be readily
supplied [116]. The FeFETs in Refs. [127, 225] and in Chapter 2 however, do
not show ambipolar behavior: only hole current was observed. Ambipolarity
can therefore not explain the different source-drain current transitions.
In this chapter, we elucidate the ferroelectric polarization state in the FeFET
structure. First, we investigate the ferroelectric polarization in the MFSM
structure corresponding to our pentacene FeFETs. Next, we revisit the transistor
operation in the FeFET to find that both source-drain current transitions which
were described previously, can occur in the same device. Using Scanning
Kelvin Probe Microscopy (SKPM), information is extracted on the ferroelectric
polarization state in the channel of the FeFET. SKPM is a powerful tool to
study the local charge-transport properties during device operation. It gives
information on the charge distribution along the channel by mapping the local
electrostatic potential on the sample surface [226, 227]. Finally, a model is
proposed which provides a unified picture on the operation of organic FeFETs.
Results of this chapter are partially published in a journal article [228].
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Figure 3.1: Structures used in this chapter. (a) Metal-ferroelectric-metal capacitor
(MFM). (b) Metal-ferroelectric-semiconductor-metal (MSFM). (c) Bottom gate - top
contact FeFET. (d) Bottom gate - bottom contact FeFET.
3.1 Experimental methods
The device structures used in this chapter are shown in Fig. 3.1. Bottom gate –
top contact (BG-TC) and bottom contact (BG-BC) FeFETs, MFM and MFSM
structures were fabricated in this study. The fabrication method was identical to
that of the optimized P(VDF-TrFE) film in Chapter 2. That is, P(VDF-TrFE)
with 81 mol% VDF (Solvay Specialty Polymers) was spincoated from a 4.5 wt%
solution in cyclopentanone. The film was then annealed at 126 ◦C in a nitrogen
glovebox for 1 hour. The thickness of the resulting P(VDF-TrFE) film was 160
nm, as measured with a surface profilometer (Dektak, Veeco). Cleaning steps,
as well as deposition and patterning of pentacene and the Au electrode layers
were as described in Chapter 2.
All electrical measurements were performed in a nitrogen glovebox and samples
were never subjected to air before any electrical measurements. Electric
displacement versus applied voltage (D-V) hysteresis loops were measured with
a virtual-ground integrator circuit. Transistor characteristics were measured
using two computer-controlled Keithley 2602 units.
SKPM measurements were performed in a dry nitrogen environment using a
Veeco Dimension 3100 with a NanoScope IVa controller operating in the lift
mode. First, the height profile was recorded with tapping-mode atomic force
microscopy. In the second pass the tip was lifted at a height of 50 nm above
the surface, and the local surface potential distributions along the transistor
channels were recorded during device operation at different gate voltages.
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3.2 Ferroelectric polarization in MFM and MFSM
structures
Saturated D-V hysteresis loops were measured on MFM and MFSM structures,
as seen in Fig. 3.2(a)-(b). For the MFM capacitor, the coercive field (EC) is
0.52 MV/cm, similar to previously reported values [142]. In such hysteresis loop
measurements, actually the difference between the remanent polarizations of
the two stable states is measured, i.e. ∆Pr = Pr+ - Pr−, or in other words the
switched charge [106]. For the MFM capacitor, ∆Pr is equal to 13.1 µC/cm2.
For the MFSM structure, ∆Pr is equal to 11.7 µC/cm2. This value is 89 %
of the value which was obtained for the MFM capacitor, which confirms that
the ferroelectric in the MFSM structure is close to fully polarized in two stable
states. The MFSM structure shows a similar behavior as the MFM capacitor
for negative voltages, but has an additional kink at positive voltages. Because
current is the derivative of charge with respect to time, the kink is equivalent
to two current switching peaks at +6.5 V and +12 V, as shown in the current
density measurements of Fig. 3.2(c). This shows that the switching of the
MFSM structure at positive applied voltages occurs via two switching events,
in agreement with earlier reports [187,188]. Compared to Ref. 5 however, in
which a similar device structure was studied, the second switching event is
much more pronounced in our devices which is most likely caused by differences
in processing and/or measurement conditions. In between the two switching
events, the ferroelectric is either depolarized or partially polarized [188].
3.3 Intermediate state in the BG-TC FeFET
Programming the MSFM and the BG-TC FeFET into this intermediate,
depolarized (or partially polarized) state is possible by applying VGS = +7.5
V, which is in between the two switching peaks. Therefore, the following
programming procedure was applied on the FeFET, as shown in Fig. 3.3.
1. The first VGS sweep is from +20 V to -20 V and back to +20 V: this
ensures complete programming and erasing. Two stable states are present
at VGS = 0 V: an ’OFF’ state (ID < 100 pA) and an ’ON’ state (ID ≈
0.1 µA). A large memory window of 10 V is observed (taken arbitrarily
at ID = 10 nA). The onset voltage in the forward scan is located at a
negative gate voltage: Von,forward = -2.6 V.
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Figure 3.2: (a) Ferroelectric hysteresis loops of the MFSM structure. The loops were
measured with a triangular voltage waveform at a frequency of 100 Hz. Voltage was
applied on the bottom electrode, while the top electrode was grounded. (b) Comparison
between the hysteresis loop of the MFM and MFSM structures. (c) Current switching
peaks of the MFM and MSFM structures, measured using a parameter analyzer in
DC sweep mode at 5 V/s.
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Figure 3.3: Transfer characteristics of the bottom gate — top contact FeFET.
Consecutive gate voltage sweeps illustrate the possibility of three reprogrammable
states in this memory device. VDS was -2 V. Channel length and width were 75 µm
and 2000 µm, respectively.
2. In the second sweep, the gate is brought from 0 V to -20 V and then to
the intermediate gate voltage of +7.5 V: the FeFET is now programmed
in the ’Intermediate’ state.
3. The third sweep goes again from 0 V to -20 V and to the intermediate
gate voltage of +7.5 V. Von,forward is now positive (≈ +1.9 V) indicating
that the FeFET was indeed programmed in a state, different than the
previous ’ON’ and ’OFF’ states, by sweeping to +7.5 V. The backward
scan of this third sweep is identical to that of the previous sweeps, which
shows that the FeFET was switched from the ’Intermediate’ state to the
’ON’ state. The discontinuity in the second and third sweep at 0 V is
most likely caused by displacement currents [127].
A repeat of the third step (not shown for clarity) gives identical curves as
the third sweep which shows that the switching to the ’Intermediate’ state is
repeatable. It can be seen that the transition of the ’Intermediate’ state to the
’ON’ state is gradual, starting from positive on-set voltage, whereas switching
from the ’OFF’ to ’ON’ state is abrupt, as seen in the previous chapter. In
other words, both transitions for the source-drain current is found in our device,
inducing three memory states at VGS = 0 V.
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3.4 Channel potential profile of the three states
To understand the occurrence of three memory states, the surface potential
along the transistor channel was measured using SKPM1. First, the FeFET
was programmed in either the ’OFF’ state or the ’Intermediate’ state using the
programming scheme described above. Then, potential profiles were measured
in the forward and backward sweeps at predefined values of VGS . The potential
profiles starting from the ’OFF’ state are shown in Fig. 3.4(a) and (c), whereas
the profiles starting from the ’Intermediate’ state are shown in Fig. 3.4(b) and
(d).
As seen in Fig. 3.4(a) and (b), the potential profiles are concave down, i.e. show
a negative curvature, in the forward sweep of both ’OFF’ and ’Intermediate’
cases at VGS = +7.5 V. This indicates that the channel was depleted of charges
after it was programmed to either of these states. Because a ferroelectric must
have counter-charges to remain polarized, the potential profiles therefore show
that the channel region can not be fully polarized in the ’OFF’ nor in the
’Intermediate’ state.
At first sight, this conclusion for the ’OFF’ state seems to be in contrast to
the hysteresis measurement on the MFSM. However, the geometry of a FeFET
is different than the MFSM structure. In the latter, electrons can be injected
from Au into pentacene [74,229,230] and only need to travel a short distance
(30 nm) to the ferroelectric/semiconductor interface to act as compensating
charges [188]. For the channel region however, electrons would need to travel
laterally along this interface, a feature which is known to be difficult for most
interfaces due to electron traps, confining the injected electrons to the electrode
edges [231, 232]. Moreover, the electrons would need to travel a much longer
distance of several microns laterally, and under the influence of a smaller electric
field compared to the contact region. A severely hampered electron transport
along the interface would also explain the absence of electron current at positive
VGS in our pentacene FeFETs. In contrast, the ferroelectric is fully polarized
in two states in ambipolar FeFET devices, as they show both hole and electron
currents [116,186].
Note that injection of electrons in pentacene is not necessary to explain the
hysteresis loop of the MFSM structure. The compensating charges could also
reside at the interface between pentacene and the top Au metal layer. Because
the pentacene layer is only 30 nm, the depolarization field can be minimized
such that the ferroelectric is stable [233]. This could also explain the double
switching peaks at positive gate voltage, as the semiconductor in depletion
1More correctly, SKPM measures whether or not the applied gate voltage is screened by
charges in the dielectric, or by accumulation charges in the semiconductor.
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Figure 3.4: Potential profiles after programming the FeFET to the ’OFF’ and
’Intermediate’ state. Gate voltage was swept starting from VGS = +20 V and +7.5 V
for the ’OFF’ and ’Intermediate’ case, respectively. Full arrows indicate the sweep
direction. Forward sweeps are shown in (a) and (b), whereas the backward sweeps are
shown in (c) and (d). During all measurements the drain was biased at -2 V and the
source was grounded. For clarity, the profiles are shifted over the potential axis and
only profiles at predefined VGS are shown. For the ’OFF’ case, only the curves up to
VGS = +7.5 V is shown for clarity. Gray regions indicate the positions of the source
(left) and drain (right) electrodes.
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causes an additional voltage drop. Hence, a larger voltage difference must be
applied to reach the coercive field in the ferroelectric. This theory could be
verified by varying the semiconductor thickness, as the distance between the
two peaks should broaden as the semiconductor is made thicker.
In both cases however, the channel region of the FeFET is depolarized due to a
lack of compensating charges, owing to the geometry. Because the ferroelectric
-in the channel region- is depolarized in both ’OFF’ and ’Intermediate’ cases, the
different Von,forward must be found elsewhere, namely in the different polarization
state of the MFSM structures found underneath the source/drain contact regions.
As seen in Fig. 3.4(a), potential drops can be clearly observed close to the
source and drain contacts in the ’OFF’ case, for VGS between 0 V and -6 V
in the forward sweep. Interestingly, the potential drops disappear abruptly
at a slightly more negative VGS of -8 V. The potential profile then becomes
more linear, indicative of a transistor operating in the linear regime. In the
’Intermediate’ case however, the potential profiles are clearly different in the
forward sweep. In this case, slight potential drops near the source and drain
contacts can still be discerned for VGS = 0 V but they disappear gradually
instead of abruptly when applying a more negative VGS . Again the potential
profile then becomes more linear, indicating that the transistor is now operating
in the linear regime. As seen in Fig. 3.4(c) and (d), the potential profiles remain
linear until VGS ≈ +2 V in the backward sweeps. This is in agreement with
the transfer characteristics: ID remains high in the backward scan until VGS
≈ +2 V. Finally we note that the potential profiles at VGS = +7.5 V have a
smaller negative curvature in the backward sweep. As seen in Fig. 3.5, a similar
observation is made in a non-ferroelectric PTrFE channel, and is therefore not
caused by the ferroelectric effect. A possible explanation is injection of electrons
from the gate, after having swept to the negative gate voltages, which would be
consistent with imprint, endurance and retention as discussed in Chapter 2.
3.5 Discussion
A potential drop near a contact is indicative of a contact resistance, i.e. Rcontact
> Rchannel [234, 235]. In the ’OFF’ case of our FeFET, almost the complete
source-drain voltage (-2 V) is dropped near the contacts: ∆Vchannel < (∆Vsource
+ ∆Vdrain). Consequently, the source-drain current is limited by this contact
resistance and a low ID is therefore seen in the transfer curves for VGS between
0 V and -6 V in the forward scan. The gate voltage, at which the potential drops
disappear in the ’OFF’ case, corresponds strikingly with the coercive voltage of
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Figure 3.5: Potential profiles in a non-ferroelectric PTrFE TFT. Gate voltage was
swept starting from VGS = +20 V. Full arrows indicate the sweep direction with
(a) forward sweep, and (b) backward sweep. The drain was biased at -2 V and the
source was grounded. For clarity, the profiles are shifted over the potential axis and
only profiles at predefined VGS are shown. Gray regions indicate the positions of the
source (left) and drain (right) electrodes.
the ferroelectric layer (≈ -8 V, the voltage corresponding to the switching peak
in the J-V curve) and also with the voltage at which the FeFET fully turns on.
A good, ohmic contact is one which has a high concentration of charges at the
interface than the bulk [46]. In the ’OFF’ state however, the MSFM structures
underneath the S/D contacts are polarized such that electrons are accumulated
in the semiconductor, resulting in a bad contact until the ferroelectric switches.
This situation is different than in TFTs, in which a gate bias in accumulation
generally assists charge injection in the staggered configuration [236]. On
the other hand, in the ’Intermediate’ state, this situation does not occur as
the MFSM is depolarized. The contact resistance could be understood by a
hindered injection of holes. Recently, Asadi et al. reported a ferroelectric
diode memory device in which the polarization of the ferroelectric phase was
found to modulate the injection process in the semiconductor and therefore
causes a bistable operation in these devices [4, 108]. Self-assembled monolayers
on bottom contact structures can similarly modify the injection barrier [237].
These previous findings and our current experimental observations lead us to
explain the different Von,forward in the ’OFF’ and ’Intermediate’ case by different
injection properties of the contacts, resulting from the different states of the
ferroelectric polarization underneath these contacts.
This insight explains the different ’OFF’ to ’ON’ source-drain current transitions
that have been observed in literature when different semiconductors are used:
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Naber et al. showed that P3HT MFSM structures only switch between a
polarized and a depolarized state, and a gradual ’OFF’ to ’ON’ transition
was found for P3HT FeFETs [115]. Furthermore, it reveals why an abrupt
transition at the coercive voltage can be found, despite the use of a unipolar
semiconductor.
A description for the device operation of a unipolar (p-type) organic staggered
FeFET is now proposed as schematically shown in Fig. 3.6. In the ’OFF’
and ’Intermediate’ state, the ferroelectric layer underneath the channel region
is not polarized due to the hampered accumulation of electrons at the
ferroelectric/semiconductor interface. In the ’OFF’ state, the ferroelectric
polarization underneath the source/drain contacts causes an injection barrier
which prevents holes from readily entering the channel region. This situation
persists until the ferroelectric underneath the contacts is switched. Because
a significant source-drain current can only flow when the ferroelectric has
switched, the FeFET exhibits a negative Von,forward. In the ’Intermediate’ state,
the ferroelectric underneath the source/drain contacts is not polarized and no
injection barrier is present. The FeFET then displays a positive Von,forward which
would correspond to the Von of a hypothetical TFT with a dielectric similar to
P(VDF-TrFE), but without the ferroelectric property. In this state, the FeFET
acts as a normal OTFT, displaying a gradual transition to the ’ON’ state as
the ferroelectric switches from a depolarized to a polarized state, i.e. traces the
inner hysteresis loops [116]. In the ’ON’ state, positive charge carriers can easily
travel laterally along the ferroelectric/semiconductor interface. A conductive
channel then forms which simultaneously acts as the compensating charges for
the ferroelectric layer in the channel region. The remnant polarization of the
ferroelectric causes the conductive channel to remain, even when the gate has
been brought back to 0 V, and causes a positive Von,backward.
In this chapter, we provide evidence that three memory states can occur in
staggered FeFET devices, due to the presence of an MSFM structure under
both source/drain contacts. In bottom gate - bottom contact FeFETs, an
MFM structure is present underneath the source/drain regions. Therefore,
only one (doublet) peak is observed at positive gate voltages, as seen in Fig.
3.7(a). Therefore, only the ’OFF’ and ’ON’ states are present in this coplanar
structure, with a memory window similar to that of the BG-TC structure. The
outputcurves at different VGS lie almost on top of each other for both ON and
OFF states, as seen in Fig. 3.7(b).
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3.6 Conclusions
In summary, we have investigated the ferroelectric polarization state in MFSM
structures and in FeFET devices using SKPM in conjunction with conventional
electrical characterizations. FeFETs with a bottom gate - top contact
architecture and pentacene as the semiconductor show three reprogrammable
memory states: ’OFF’, ’Intermediate’ and ’ON’ state. SKPM measurements
have shown that the ferroelectric layer in the channel region of the FeFET is
not fully polarized in the ’OFF’ and ’Intermediate’ states. The polarization
state of the ferroelectric underneath the source/drain contacts are responsible
for the different injection properties of the contacts, explaining the different
Von,forward in the ’OFF’ and ’Intermediate’ case.

Chapter 4
Towards integration
In the previous two chapters, the source/drain contacts and the organic
semiconductor were patterned by shadow-masking. This technique is simple,
but has the major drawback that it is limited in minimum feature sizes of
≈ 50 µm, complicating further scaling. This causes the FeFETs to occupy
a large area, resulting in lower performance and yield issues. Moreover, the
technique is incompatible with state-of-the-art organic TFTs and circuits, which
use photolithography to pattern the contacts and semiconductor [238–248].
Because the organic semiconductor is easily damaged by the processing steps
used in lithography, the bottom gate - bottom contact structure is commonly
used. Therefore, the FeFET should also be fabricated in this architecture to
facilitate integration with OTFTs on the same substrate. In addition, the
P(VDF-TrFE) layer must be patterned, and withstand the photolithographic
patterning steps. The latter is quite challenging, as the solvents used
in lithography can dissolve the ferroelectric layer; or negatively affect the
ferroelectric and leakage properties of the layer. Alternatively, a top gate -
bottom contact architecture could be used for the integration [157,249–251]. This
approach however, requires spin-coating of the P(VDF-TrFE) layer on top of the
organic semiconductor, which is proven to be difficult for pentacene [65,252,253].
Hence, a bottom gate - bottom contact FeFET is preferred.
In this chapter, we present FeFETs fabricated in this favored architecture.
The P(VDF-TrFE) layer is cross-linked to pattern the layer, and to allow
photolithographic patterning of S/D contacts on top of it. The FeFET transistor
operation is discussed, and the memory performance is evaluated.
75
76 TOWARDS INTEGRATION
(2,6-bis (4-azidebenzylidene)-4-methylcyclohexanone)
O
CH
3
N
3
N
3
Insertion into carbon-
hydrogen bonds
H-abstraction AND two
carbon radical coupling
hν
O
CH
3
N N
H-C-H H-C-H
O
CH
3
H-C
N
H
C-H
N
H
C CH H
Figure 4.1: Chemical structure of the bisazide compound and the photo-induced
cross-link reaction, adapted from [5].
4.1 Photocross-linking of P(VDF-TrFE)
As with most fluorinated polymers, P(VDF-TrFE) is chemically inert. To
enable photo cross-linking of the polymer chains, a bisazide compound (2,6-bis
(4-azidebenzylidene)-4-methylcyclohexanone) was added to the P(VDF-TrFE)
solution before spin-coating, following the procedure by van Breemen et al. [103].
Upon ultraviolet irradiation, this bisazide compound creates highly reactive
dinitrenes which can cross-link P(VDF-TrFE) at the C-H bonds of the VDF
monomers, as shown in Fig. 4.1. The cross-linking might also occur at the F-C-
H bond of TrFE, though this reaction could not be easily verified as described
in Ref. [254]. Because the cross-linking efficiency would be most likely lower for
TrFE due to the single C-H bond, a co-polymer with a high VDF/TrFE ratio
(81/19 mol%) was used in this work.
The photo cross-linking process is illustrated in Fig. 4.2(a). Prior cleaning steps,
as well as deposition and patterning of the Ti adhesion layer and the bottom
Au electrode were as described in Chapter 2. First, the bisazide compound
was added to the 3.5-4.5 wt% P(VDF-TrFE) solution in cyclopentanone. After
spin-coating the solution, the film was dried on a hotplate at 55 ◦C to remove
the residual solvent. The sample was subsequently irradiated under a standard
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Figure 4.2: Cross-linking and patterning of P(VDF-TrFE). (a) Schematic illustration
of the cross-linking process. (b) SEM images of cross-linked and patterned P(VDF-
TrFE). The amount of bisazide compound with respect to P(VDF-TrFE) was either
1:20 wt% or 1:10 wt%. (c) Optical microscope images of cross-linked and patterned
P(VDF-TrFE). (d) Surface topology maps of cross-linked P(VDF-TrFE), before and
after dipping in MIBK for 1 min, as measured by AFM in tapping mode. Scan area
was 2µm x 2µm for both images.
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I-line (365 nm) mask alignment tool. A mask was used to optionally pattern
the P(VDF-TrFE) layer. To improve the resolution of the patterning, the film
was then annealed on a hotplate at 50 ◦C. Patterned layers were obtained
by subsequently dipping in methylisobutylketone (MIBK), removing the non-
irradiated parts of the film. Finally, the sample was annealed at 126 ◦C in a
nitrogen glovebox for 1 hour, to improve the crystallinity of the co-polymer.
The thickness of the resulting P(VDF-TrFE) film was 210-250 nm, as measured
with a surface profilometer (Dektak, Veeco).
As can be seen in Fig. 4.2(b), the amount of the added bisazide compound must
be properly chosen to obtain well defined edges in the patterned P(VDF-TrFE)
layer. The optimal ratio of bisazide:P(VDF-TrFE) was found to be 1:20 by
weight. As shown in Fig. 4.2(c), patterning of P(VDF-TrFE) is achieved
with µm resolutions, compatible with the design rules of high-performance
OTFT circuits [255]. Moreover, the surface topology of the cross-linked layer is
largely unaltered after dipping in the solvent used for stripping photoresists,
as revealed in Fig. 4.2(d). Similar observations are made for the solution used
for etching gold, thus making a lithographic process possible of Au contacts
on P(VDF-TrFE). In addition, the cross-linked P(VDF-TrFE) is insoluble in
organic solvents, such as: heptane, tetralin, toluene, and cyclopentanone. The
insolubility in the latter enables spin-coating of multiple P(VDF-TrFE) layers
on top of each other, such that 3D arrays of capacitors can be realized, as
demonstrated by van Breemen et al. [103]. Finally, we note that the P(VDF-
TrFE) layer is directly patterned, i.e. without additional photoresist. This
ability ensures a clean interface with the organic semiconductor, needed for
proper charge transport.
The electrical characteristics are largely preserved in the cross-linked P(VDF-
TrFE) layers, as shown in Figs. 4.3(a)-(b). Saturated polarization loops are
measured with corrected Pr = 6.1 µC/cm2 and Ps = 6.6 µC/cm2, almost
identical to those of P(VDF-TrFE) capacitors without cross-linking. The
coercive field however, showed a slight asymmetry, with Ec = +53 MV/m, and
-60 MV/m, unlike the reference P(VDF-TrFE) capacitor. The similarity between
the cross-linked and reference sample, is supported by XRD measurements shown
in Fig. 4.3(c). In both cases, a peak is found at 2θ = 20.15◦, corresponding to
the (110)/(200) planes of the ferroelectric beta phase of P(VDF-TrFE) [256,257].
Furthermore, cross-linking seems to reduce the leakage current, as shown in Fig.
4.3(d), though a thorough statistical study is needed to strengthen this claim.
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Figure 4.3: Electrical characteristics of the cross-linked P(VDF-TrFE) with 1:20
wt% of bisazide compound relative to the co-polymer. The gold top contact was
deposited by thermal evaporation through a shadowmask. (a) Hysteresis loops of
capacitors with cross-linked P(VDF-TrFE) and Au electrodes. The applied voltage
on the bottom electrode was a triangular waveform at a frequency of 100 Hz, with
different amplitudes. Thickness of the ferroelectric and capacitor area were 250 nm
and 0.0648 mm2, respectively. (b) Corrected P vs E loop, compared with that of
the non-crosslinked P(VDF-TrFE). (c) X-ray diffraction measurements of P(VDF-
TrFE) annealed at 126 ◦C, with and without cross-linking. The measurements were
performed on a PANalytical X’Pert Pro Materials Research Diffractometer using Cu
Kα radiation. The Bragg-Brentano configuration was used, with an integration time
of 180 s per 0.005◦. (d) Leakage current measurement in capacitors.
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Figure 4.4: Photo-lithographic patterning of Au on cross-linked and patterned
P(VDF-TrFE). (a) Optical microscope image. (b) Surface topology map, as measured
by AFM in tapping mode. Scan area was 5µm x 5µm. The inset shows the surface
topology of P(VDF-TrFE) with a four times magnification. For clarity, the colors of
the inset are rescaled.
4.2 Small channel BG-BC FeFETs
By cross-linking the P(VDF-TrFE) layer, patterning of Au source and drain
contacts on top of the co-polymer is made possible. A process was successfully
developed using standard lithography steps and wet etching of the top gold
layer using a potassium iodide solution, as shown in Fig. 4.4(a). Naturally,
the bottom Au electrode is etched together with the top Au layer on locations
where P(VDF-TrFE) was removed. This simultaneous etching imposes no
difficulties on integration into arrays or with OTFTs, on the condition that it
is taken into account when designing the mask layout. As seen in Fig. 4.4(b),
the surface topology of P(VDF-TrFE) is unaltered after the Au etching, while
all the gold is removed from the channel region. The bottom gate - bottom
contact (BG-BC) FeFET is completed by thermal evaporation of pentacene as
the organic semiconductor.
4.2.1 Transistor operation
As shown in Figs. 4.5(a)-(b), the resultant BG-BC FeFET with lihographic
patterned S/D contacts exhibits a transistor operation, different from the
pentacene FeFETs presented in the previous chapters. A positive on-set voltage
is observed in the forward sweep, resulting in a much reduced memory window
compared to the BG-BC FeFET by shadow masking (see Fig. 3.7 on p. 72).
To investigate this further, an experiment was conducted in which a Au layer
was deposited everywhere on top of P(VDF-TrFE), and subsequently etched.
Pentacene and Au were then thermally evaporated through a shadow mask, as
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Figure 4.5: Clockwise hysteresis in the transfer characteristics of a BG-BC pentacene
FeFET with lithographic patterned S/D contacts. Current plotted on a (a) logarithmic
and (b) linear scale. Thickness of the cross-linked P(VDF-TrFE) was 250 nm. Drain-
source voltage, channel length and width were -2 V, 5 µm and 1400 µm, respectively.
The pentacene layer was unpatterned.
described in Chapter 2. The resultant BG-TC FeFET displayed the normal
transfer characteristics (not shown), ruling out the etching process and solvents
as possible explanations.
The difference could be explained by the device operation model, proposed
in the previous chapter. That is, the injection of the mobile charges is no
longer affected by the ferroelectric polarization underneath the lithographic
patterned contacts, whereas the injection blocking effect is present in the shadow
masked FeFETs. The origin of this difference however, remains an open question.
Following the notations of Chapter 3, the litho BG-BC FeFET therefore shows
switching between the ’ON’ and the ’Intermediate’ states1. In the latter, the
FeFET acts as a normal TFT, as discussed in the previous chapter. Although
this transistor behavior results in a smaller memory window, this property will
be exploited in Chapter 5 to realize a passive NAND array.
As shown in Fig. 4.6(a), the litho BG-BC FeFETs show a broad distribution in
the transfer characteristics. Nonetheless, a memory window is clearly visible,
such that a read-out is possible at positive VGS . The distribution however,
minimizes the ON/OFF ratio that can be potentially achieved. Further process
optimization is needed to improve the uniformity of the FeFETs. In this
architecture, a thicker P(VDF-TrFE) layer (250 nm) was employed, resulting in
1To avoid confusion, these notations are only used in this paragraph. In the remainder of
this chapter, we will use ON and OFF state, without the quotation marks, to denote the two
memory states.
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Figure 4.6: (a) Uniformity of the BG-BC pentacene FeFET technology with
lithographic patterned S/D contacts. Transfer characteristics of 52 FeFETs, fabricated
in 5 different runs, are shown. Thickness of the cross-linked P(VDF-TrFE) was 250
nm. Drain-source voltage, channel length and width were -2 V, 5 µm and 1400 µm,
respectively. The pentacene layer was unpatterned. (b) Hysteresis in the OFF state of
the litho BG-BC FeFET. The arrows and numbers indicate the sweep direction and
order. Drain and gate current are shown in black and grey lines, respectively. The
dashed lines are from sweep 3 and 4.
a voltage operation of ±30 V. Thinner layers can be obtained by optimizing
the spin-coating and cross-linking process steps.
Aside from the uniformity, the FeFET display a negative transconductance in
the ON state, similarly as seen in Chapter 2. Furthermore, the FeFETs show
a hysteresis when programmed in the OFF state, as seen in Fig. 4.6(b). This
hysteresis is normally not observed because the gate voltage sweep typically
starts from +30 V. It is revealed however, by first sweeping from 0 V → -30 V
→ +30 V → 0 V, and subsequently sweeping a second time to only +30 V, as
shown. Although the hysteresis is only 1 V, it remains a concern as it is a sign
of instability, which can worsen during device operation.
4.2.2 Memory operation
4.2.2.1 Switching characteristics
The protocol used for measuring the switching time is shown in Fig. 4.7(a).
For each data point, the BG-BC FeFET was first switched to a fully known
state (either ON or OFF) by applying a pulse of ± 30 V with a sufficiently
long width of 1 s. This set operation was performed each time to ensure that
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all programming pulses start from the same state, and are not influenced by
previous ’attempts’ of switching. The program and set pulses were of opposite
polarity. Unlike the BG-TC FeFET of Chapter 2, the drain current must be
read at a gate voltage, different from 0 V. In this measurement, a positive VGS
= +5 V was chosen.
The switching characteristics of the litho BG-BC FeFET are shown in Fig.
4.7(b)-(c). As expected, the switching is strongly voltage dependent. Switching
from OFF to ON state is completed in less than 1 ms for a programming pulse
of -25 V (100 MV/m), but requires 100 ms for a pulse of -20 V (80 MV/m).
The switching is therefore slower than the BG-TC of Chapter 2, which needed
2.5 ms for a pulse of 80 MV/m. The slower switching in the BG-BC FeFET is
consistent with the larger, negative coercive field in the cross-linked P(VDF-
TrFE). In addition, asymmetric switching is observed in this architecture, as
determined by comparing Figs. 4.7(b) and (c). For instance, a pulse of + 20 V
for 1 s is needed to reach a drain current of 10 nA, taken here as the OFF state.
As discussed in Chapter 2, the asymmetry could arise due the semiconductor,
though further studies are needed to elucidate the transient switching.
In the switching measurement, a high OFF current of 10 nA was measured,
resulting in a less than ideal ON/OFF ratio. To achieve the highest possible
ratio, and therefore to improve the read reliability, the drain current needs to
be measured at VGS > 5 V. However, an optimum Vread is expected, as the
memory state (both ON and OFF) can be disturbed by repeated application of
Vread. To find the optimum Vread, a read disturb measurement was performed,
following the protocol shown in Fig. 4.8(a). The litho BG-BC FeFET was first
programmed in either the ON or OFF state, and was subsequently read out
1000 times at VGS = Vread. Similar to the switching measurement, the set
operation was performed for each read-curve to remove all previous ’attempts’
of disturb.
As evidenced in Figs. 4.8(b)-(c), the optimum Vread is found between +7 V and
+9 V. For these selected read voltages, the drain current remains nearly constant
with applied read pulses for both ON and OFF state, indicating minimal disturb.
For Vread = +15 V, the ON state is directly deprogrammed. Interestingly, the
opposite trend is observed for the OFF state. For Vread = +5 V, the drain
current increases with the number of applied pulses. Measuring with Vread > 7
V suppresses this rise. This increase is most likely the result of a broadening of
the hysteresis in the OFF state, along with a read-out operation that is close
to the subtreshold slope. To improve the reliability of the memory, strategies
must be devised to enlarge the memory window, or to reduce the hysteresis in
the OFF state.
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Figure 4.7: Switching time and voltage measurements of the BG-BC pentacene
FeFET with lithographic patterned S/D contacts. (a) Measurement protocol used for
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4.2.2.2 Endurance
Endurance cycling was performed according to the measurement procedure
shown in Fig. 4.9(a). Each program pulse (ON or OFF) is counted, unlike
in Chapter 2 where we considered a bipolar pulse (ON-OFF) as one cycle.
Moreover, short pulses of 0.5-5 ms were used to reduce the measurement time.
Typical ON-OFF cycling degradation of the litho BG-BC FeFET is shown in
Fig. 4.9(b). The ON current decreases only to 30% of the initial value after 10
000 pulses. In contrast, the OFF current increases by one order of magnitude
in the first 1000 pulses. Afterwards, the OFF current decreases with nearly the
same slope (on the lin-log scale) as the ON current. This tendency of the OFF
current corresponds to that of the hysteresis in the OFF state, as shown in Fig.
4.9(c). Interestingly, upon fully resweeping of the gate voltage to -30 V and
back to +30 V, the hysteresis is nearly fully recovered. This ’reset’ operation
could be useful to recover the initial OFF current of ∼100 pA, and to prolong
the cycling reliability, though it was not experimentally evaluated.
In actual applications, the written data rarely alternates between a ’0’ and
’1’. Therefore, to evaluate the FeFET technology in practical conditions, the
memory was randomly programmed in a ’0’ or ’1’. Afterwards, the measured
drain current was correlated to the actual bit code that was written. As seen
in Fig. 4.10(a), the initial rise of the OFF current occurs almost instantly
when a ’0’ is programmed after it was already programmed in that state. This
effect is consistent with the read disturb measurements, in which an increase
of the OFF current was also observed after applying positive gate pulses for
read-out. In contrast, when a ’0’ is programmed after a ’1’, the OFF current
follows the same trend as seen in Fig. 4.9(b), indicating that a negative pulse
has a recovering effect. As shown in Fig. 4.10(b), a similar bit dependence
is found in the ON current. That is, programming multiple ’1’-s after each
other systematically results in a lower ON current. In both ON and OFF cases,
the bit dependence results in changes to the drain current, opposite to that
of their programming operation. Therefore, the bit dependence can not be
explained by (de)polarization of the ferroelectric. The polarity of the pulses
show that this instability is rather due to trapping and release of holes from
the semiconductor [94].
4.2.2.3 Retention
Retention time of the litho BG-BC FeFET is shown in Fig. 4.11. Source, drain
and gate of the FeFETs were grounded in between the read-out measurements
for the first 12 h. Afterwards, the FeFETs were stored in floating condition. As
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OFF state. (b) Drain current after each program pulse. The read-out was performed
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Figure 4.11: Retention of the BG-BC pentacene FeFET with lithographic patterned
S/D contacts. To eliminate previous history, the FeFET was initially cycled four times
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can be seen, the degradation is mainly found in the ON current, similar to that
in the BG-TC FeFET of Chapter 2. Moreover, the ON current initially follows
the exact same logarithmic dependence found in the top contact structure.
After 12 hours however, the ON current decreases more than this logarithmic
dependence. This faster decay can not be caused by read disturb, as shown
previously. In fact, the memory was read more frequently in the first 12 hours,
in which the ON current remained high. Further investigation is needed to asses
the long term retention in this device architecture.
4.2.3 Flexible substrates
The ability to fabricate on flexible substrates is one of the major advantages and
motivation for organic thin-film technology. Therefore, the presented FeFET
technology was transferred to PEN foil laminated on a Si carrier-wafer. The
latter is the same substrate used for fabricating state-of-the-art flexible organic
circuits [239–242,245–247,258]. As seen by the transfer characteristics in Fig.
4.12(a)-(c), the litho BG-BC FeFETs can be successfully fabricated on the
flexible substrates. Moreover, the organic semiconductor pentacene can be
patterned, using a proprietary process of imec, without losing performance.
To demonstrate the flexibility of the fabricated devices, a simple bending test
was performed. First, the PEN foil was delaminated from the Si carrier-wafer,
and subsequently fixated on a bendable substrate to perform the test. The
substrate was then bended, as shown in Fig. 4.12(c). No degradation is observed
after 100 bending cycles, as can be seen in Fig. 4.12(d). The ”humps” in the
forward and backward sweep at VGS = +10 V and -5 V is most likely due
to aging of the sample as the bending test was performed almost 1 year after
fabricating the devices.
4.3 Conclusions and outlook
In summary, we have demonstrated a memory FeFET that can be integrated
with current state-of-the-art OTFTs on flexible substrates. Photo cross-linking
of P(VDF-TrFE) allows direct patterning of the layer, while the ferroelectric
properties are largely retained. Moreover, the cross-linking renders the layer
insoluble to certain solvents and solutions, enabling lithographic patterned
Au source-drain contacts. The resultant litho BG-BC FeFET still shows the
ferroelectric memory behavior, though the transistor characteristics show major
differences. Following the notations of Chapter 3, this device switches only
between the ’ON’ and ’Intermediate’ states, unlike the shadow masked FeFETs.
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Figure 4.12: Evaluation of the BG-BC FeFETs on flexible substrates. (a) Device
structures. (b) Picture of the flexible substrate after delamination from the Si carrier-
wafer. (c) Transfer characteristics of the BG-BC pentacene FeFET with lithographic
patterned S/D contacts, on PEN substrates; and (d) with patterned pentacene layer.
(e) Bending test of the FeFETs on flexible substrates. (f) Transfer characteristics before,
and after bending the substrate. For all the transfer characteristics measurements,
VDS , channel length and width were -2 V, 5 µm and 1000 µm, respectively.
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In addition, hysteresis is present in its OFF state, i.e. the ’Intermediate’ state,
limiting the memory window further. Despite the smaller memory window, the
device demonstrates promising results with switching in ms range, endurance
cycling of 104 pulses, and a retention of more than 2 weeks. Further work is
needed to improve the ON/OFF ratio, or to reduce the hysteresis in the OFF
state. A promising approach to solve these issues will be presented in Chapter
6.
In future work, the litho BG-BC FeFETs should be integrated with OTFTs
and circuits. A possible integration scheme is shown in Fig. 4.13. Due to
the common architecture, the integration steps are rather straightforward.
Preliminary results however, show that the actual integration can still be quite
challenging.
Firstly, surface treatments of the dielectric and contacts are typically needed for
OTFTs to obtain a good performance. As seen in Fig. 4.14, the surface topology
of P(VDF-TrFE) is greatly modified after a surface treatment with PETS, a
self-assembled monolayer that is commonly used for treating the gate dielectric.
This was rather unexpected, as the trichlorosilane should not self-assemble on
P(VDF-TrFE). Most likely though, a thin layer of PETS is deposited on the
surface by physisorption from the vapor phase. Deposition from the solution
phase might prevent this issue, as the solution deposited PFBT treatment does
not alter the surface topology of P(VDF-TrFE), as seen in Fig 4.14(c) . The
use of a different surface treatment, such as alkyl-phosphonic acid based SAMs,
could also be a possible solution.
Secondly, the wet etching of the source-drain contacts results in sharp edges,
which can cause discontinuous growth of the semiconductor [259,260]. In the
first results, a large contact resistance is indeed observed in the integrated
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OTFTs (not shown). Optimization of the etch process however, may lead to
improved characteristics. Alternatively, top contacts, defined by lithography,
can be used. Although the latter approach was not successful with pentacene,
interest in this direction has grown anew with the advent of high mobility
small molecule semiconductors such as C10-DNTT. Thus, the BG-TC FeFET
architecture may be used in this case.
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Figure 4.14: Surface topology maps of cross-linked P(VDF-TrFE), (a) before surface
treatments; (b) after treatment with PETS, deposited from the vapor phase; (c) after
treatment with PFBT, deposited from ethanol solution. Scan area was 2µm x 2µm
for all images.

Chapter 5
Flexible NAND-like organic
ferroelectric memory array
In the previous chapters, only discrete FeFETs have been discussed. For practical
applications however, a memory of more than 1 bit is needed, i.e. a memory
array. For a transistor-based memory, the possible array architectures are shown
in Fig. 5.1. In the active memory array of Fig. 5.1(a), each memory cell contains
one or multiple transistors in addition to the memory transistor. In contrast, in
the passive NOR and NAND architectures (Fig. 5.1(b)-(c)), each memory cell
contains only the memory transistor. The latter two architectures are similar to
those in silicon flash memory technology [67]. These passive arrays are preferred
because of the smaller cell area, which leads to a higher memory density and
higher yield compared to the active memory arrays. Of the two architectures,
the NAND achieves a higher density than the NOR due to the shared S/D
contact of the neighbouring transistors. This is our motivation for studying the
feasiblity and realizing a passive array in FeFET technology.
The passive architectures however, are challenging to reliably address all FeFETs
during read and write operations. This is most likely the reason why almost
all previous reports on P(VDF-TrFE) FeFET arrays are of the active matrix
type [129–132]. In the NOR architecture, the FeFETs are placed in parallel
between the source- and bitlines (SL and BL), as shown in Fig 5.1(b). The
memory state of the selected cell is read similarly as in discrete FeFETs,
by applying a certain gate bias on the wordline (WL) to secure a sufficient
ION/IOFF , and a voltage difference between the SL and BL. In the array
however, this readout operation can be interfered by the unselected cells which
share the same SL and BL. Indeed, if one of these unselected cells is programmed
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Figure 5.1: Array architectures for transistor-based memories. (a) An example of
an active array, wherein each cell contains one access transistor (TA) and one select
transistor (TS) connected to the gate and drain of the memory transistor, respectively.
(b) Passive AND architecture, which is electrically equivalent to the NOR architecture.
(c) Passive NAND architecture. WL, BL and SL are respectively the word, bit and
source-lines.
in a low resistance state (boolean ’1’), it can act as a parallel sneak-current
path. In such a case, the selected cell will be read as a ’1’, regardless of its
own memory state. Therefore, the unselected cells need to be biased on their
WL (VWL,unselect), such that a high resistance state is achieved during the
readout. In an active array, this condition is facilitated by a select transistor
at the source or drain side of the FeFET. The opposite holds in the NAND
architecture in which the FeFETs are serially connected, i.e. the unselected cells
need to be biased in a low resistance state such that they act as pass transistors.
Hence, these requirements imply a destructive readout, as the channel resistance
should be defined by the ferroelectric polarization. Although a non-destructive
readout could be achieved by a dual-gate structure, a second gate complicates
the fabrication process and increases the number of lines for the read/write
circuitry [135]. As concluded from the previous two chapters however, the
presented BG-BC pentacene FeFET shows switching between an ON and a
depolarized state, whereby the FeFET acts as a normal TFT in the latter until
the ferroelectric switches. This property makes the NAND architecture feasible,
though a study is needed to verify possible read-disturb when VWL,unselect is
applied many times.
Similarly, program disturb can occur in a passive array due to the ”half-
select” problem, as discussed in section 1.3.4. During a write operation, an
undesired, yet unavoidable voltage difference of |V/2| or |V/3| is applied over
the unaddressed cells that share the same row or column as the addressed
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one. Repetitive application of these disturb voltages can cause a change in the
polarization density and thus data corruption.
In this chapter, we develop a passive NAND array based on the bottom gate -
bottom contact (BG-BC) structure on flexible substrates which was presented in
Chapter 4. First, we show how the characteristics of the discrete FeFET allow for
a disturb-free operation in the NAND architecture. Next, we demonstrate the
memory operation in a fabricated array and evaluate its performance. Finally,
we discuss the scaling behavior and disturb of the memory array. Results of
this chapter are currently under review for publication.
5.1 NAND operation derived from discrete FeFETs
Read operation
A non-destructive readout for a NAND architecture can be determined from the
transfer characteristics of the discrete FeFET, as shown in Fig. 5.2(a). After
sweeping to the OFF state, in which the ferroelectric is depolarized, a drain
current of ≈ 100 nA is reached at VGS = -10 V. This gate voltage occurs well
before the switching peak at VGS = -16 V. In addition, the achieved current
level is of the same order as the current in the ON state itself. In other words,
this bias condition leads to a current level that is sufficiently large to minimize
the voltage drop (i.e. VDS) of the unselected FeFET when serially connected,
yet it is low enough not to switch it to the ON state.
Pulsed measurements demonstrate this non-destructive readout, as shown in
Fig. 5.2(b). After an initial programming to the OFF state, the discrete FeFET
is read multiple times with VGS,read = +7.5 V or -10 V. The readout at -10 V
gate voltage does not overwrite the OFF state, as low currents are measured
in the subsequent readouts at +7.5 V gate voltage. The current levels hardly
change after 900 read pulses, showing that read disturb is minimal. In other
words, the ferroelectric remains depolarized and the observed drain current is
the result of the conventional field-effect. The proposed readout scheme for a
NAND architecture is summarized in Fig. 5.2(c).
Finally, we note that a NOR architecture is not possible in the BG-BC pentacene
technology, as the on-set voltage at positive gate voltage coincides with the
coercive voltage of the ferroelectric. Hence, a high resistance state can not be
achieved in the ON state without overwriting the data. Such an architecture
however, is possible with Indium Gallium Zinc Oxide as the semiconductor
in a bottom contact - top gate structure, which displays this drain current
behavior [133].
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Figure 5.2: Derivation of a non-destructive readout operation in a NAND architecture
from the characteristics of the discrete FeFET. (a) Transfer characteristics of the BG-
BC pentacene FeFET on flexible substrate. (b) Repeated pulsed readout operations
at VGS,read = +7.5 V or -10 V, after programming to the OFF state. The width of
the read pulse was ≈ 3 ms, as defined by a 1 ms delay and 2 ms integration time. The
initial OFF state was programmed by a pulse of +30 V for 1 s. (c) Proposed scheme
for the readout operation in a NAND architecture.
Write operation
To prevent the ”half-select” problem or program disturb, suitable voltages and
timings need to be chosen for the write operation. This can be done based on the
switching characteristics as shown in Fig. 5.3. To program a ferroelectric array,
either the V/2 or V/3 rule is applied (see Fig. 1.14 in section 1.3.4). Therefore,
one must find a programming time for which a certain pulse amplitude switches
the memory state, but one half (or one third) of this amplitude does not switch.
From the switching characteristics, it can be seen that the V/2 rule can not
be applied. For example, a pulse of -30 V switches the memory for all the
programming times studied here, but a pulse of -15 V also causes higher drain
currents, suggesting a disturb of the OFF state. However, short (< 5 ms) pulses
of -10 V do not disturb the OFF state much, as expected from the previous
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section. Similarly, pulses of +10 V for as long as 0.1 s do not overwrite an
ON state. The overwrite does not occur due to the switching characteristics of
P(VDF-TrFE) which is strongly voltage dependent [104]. Hence, the V/3 rule
can be applied, though with asymmetric programming times, as indicated by
the gray areas in Fig. 5.3. Furthermore, the corresponding pulse of +30 V do
not fully switch to the OFF state, resulting in a 5 to 10 times smaller ION/IOFF .
Nevertheless, the chosen pulses will enable a disturb-free write operation in the
NAND array.
5.2 NAND array performance
As proof of principle for this disturb-free operation, a 1x4 NAND string was
fabricated and fully characterized. The circuit diagram and layout are shown in
Fig. 5.4(a)-(b). The layout could have been optimized for maximum density by
sharing the S/D contacts, but this was not done in favor of design convenience.
Voltage drop over the resistive metal lines between the transistors can be
neglected.
The basic transistor operation of the FeFET is preserved in the NAND
architecture, as shown in Fig. 5.4(c). The transfer characteristics measurement
was measured by sweeping the gate voltage of each transistor one by one, while
the gate of the other transistors were grounded. The sweep direction was such
that the FeFETs were programmed in the ON state at the end of the sweep.
Therefore, after the first sweep (not shown), all four FeFETs were programmed
in the ON state. This measurement procedure allows each unaddressed FeFET
to act as a pass transistor while the gate voltage is swept (for the second time)
on the addressed FeFET. Because of the serial connection and the same VDS =
-2 V, the ON current is roughly reduced by a factor 4 compared to the discrete
FeFET. The transfer characteristics of the four transistors lie almost on top of
each other, indicating a good local uniformity.
Next, the memory performance is evaluated under pulsed operation. The
applied pulses and timings are shown in Table 5.1. As seen in Fig. 5.4(d),
consecutive programming of ’0’ after ’0’ displays a faster degradation, similar
to that observed in the discrete FeFETs (see Chapter 4). This effect could
be mitigated by first reading the memory state, and subsequently writing if
necessary. Therefore, to evaluate the potential endurance cycling, the 1x4 array
was alternately programmed in the ’0101’ and ’1010’ bit pattern as shown in Fig.
5.4(e). The OFF currents initially rises, but starts decreasing again after 500
cycles. Up to 2500 programming cycles is achieved without a significant loss in
ION/IOFF . Next, the retention time is shown in Fig. 5.4(f). The 1x4 array was
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Figure 5.4: A 1x4 NAND string of BG-BC pentacene FeFETs. (a) Equivalent
circuit diagram. (b) Optical microscope image of the NAND string. (c) Transfer
characteristics of each FeFET in the NAND string. (d) Endurance by randomly
programming either ’1’ or ’0’ in each FeFET. Only only of the four FeFETs is shown
for clarity, the other three follow the same trend. (e) Endurance by alternatively
programming ’0101’ and ’1010’ in the NAND string. (f) Retention time of the 1x4
NAND string programmed in ’0101’. Source, drain and gate of all FeFETs were
grounded in between the readout measurements for the first 24 h. Afterwards, the
FeFETs were stored in floating condition. In (c)-(f), channel width and VBL were
1000 µ and -2 V, respectively. Channel lengths were as indicated in each figure.
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programmed in the ’0101’ bit pattern and measured periodically in time. After
one month, the two binary states can still be distinguished. Note that in all
these measurements, the OFF current is higher than expected from the transfer
characteristics due to the 5-10 ms pulse width which was used for programming.
In Fig. 5.4(e) and (f) however, the OFF current is still higher than expected,
if compared to Fig. 5.4(d). This is most likely related to non-uniformity, or
due to prior stressing which increased the hysteresis in the OFF state, as seen
in the previous chapter (see Fig. 4.9 on p. 87). Although improvements are
needed to increase the ON/OFF ratio, these results demonstrate the feasibility
of a NAND architecture in FeFET technology.
Table 5.1: Applied pulses and timings in NAND array.
VWL,
unselect
[V]
VBL,
unselect
[V]
VSL,
unselect
[V]
VWL,
select
[V]
VBL,
select
[V]
VSL,
select
[V]
Pulse
width
[ms]
Write 1 -10 -20 -20 -30 0 0 5
Write 0 +10 +20 +20 +30 0 0 5-10
Read -5 0 0 +7 -2 0 ∼3b
b Limited by the current measurement: a measurement delay of 1 ms and
measurement integration time of 2 ms was used.
5.3 Scaling behavior to larger arrays
For thin-film applications, larger arrays of 8 bit to 64 kbit are needed. As
illustrated in Fig. 5.5, the NAND array can be scaled up by i) increasing the
number of FeFETs in the NAND string, limited by the ON/OFF ratio of the
individual cells and program disturb; or ii) the number of strings, limited by
program disturb; or both.
Increasing the number of FeFETs in the NAND string decreases the ON/OFF
ratio that is measured during readout. This effect can be quantitatively modeled
by regarding each FeFET in the string as a simple resistor. The resistance value
of the selected FeFET (RSel) is either high (R′0′) or low (R′1′), depending on
its memory state. The measured ON/OFF ratio is therefore:
ION
IOFF
∣∣∣∣
NAND
= R
′0′ + (N − 1)RUnsel
R′1′ + (N − 1)RUnsel (5.1)
with N the number of FeFETs in the string and RUnsel the resistance of the
unselected FeFETs. As seen previously, the latter adopt a low resistance equal
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Figure 5.5: Scaling of the NAND architecture to larger arrays.
to that in the ON state during the readout such that RUnsel ≈ R′1′ . In this
case, the equation is simplified to:
ION
IOFF
∣∣∣∣
NAND
= R
′0′/R′1′
N
+ (N − 1)
N
(5.2)
For large N or large R′0′/R′1′ , the second term can be neglected. The measured
ON/OFF ratio in the NAND array is therefore lower by a factor N compared
to that of the discrete FeFET. This corresponds with our earlier observation
that the ON current is roughly reduced by a factor four compared to that in
the discrete transistor. Furthermore, this scaling law shows that the presented
pentacene array is limited to four FeFETs in a string due to the low ION/IOFF .
Larger arrays however, can still be constructed by scaling the number of strings.
Adding additional strings in the array will not affect the read operation, as
the SL’s and BL’s are isolated from each other. During the write operation
however, all unselected FeFETs see a disturb voltage of ±10 V due to the V/3
rule. From the switching characteristics of the discrete FeFET (Section 5.1),
this disturb voltage should have minimal effect. In that measurement however,
only one disturb pulse was applied, whereas (N x M) - 1 disturb pulses will be
applied on each FeFET in the array. Therefore, program disturb could provide
an upper limit on the number of NAND strings in the array.
The program disturb can be experimentally measured on the 1x4 NAND string
as illustrated in 5.6(a). The string was first programmed in the ’0101’ bit
pattern. Then, the array was disturbed by randomly ”programming” a ’1’ or ’0’
in each cell, while the corresponding unselect voltages of Table 5.1 were applied
on the SL and BL. These are exactly the voltages which all unselected strings
will see in a larger array. Note that synchronization of the pulses is crucial such
that the V/3 rule is assured at all times. Special precaution was taken to ensure
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state in each FeFET of the NAND string, and hence of four disturb pulses. (b)
Synchronized output of the applied pulses, as measured with an oscilloscope. The
divisions are 100 µs and 5 V on the x and y axis, respectively. (c) ON and OFF states
of the original ’0101’ bit pattern as a function of disturb cycles.
this was indeed the case, as shown in Fig. 5.6(b). The synchronization time
was less than 10 µs, much smaller than the programming times. As seen in Fig.
5.6(c), the originally programmed bit pattern ’0101’ is maintained after 2047
cycles. Note that after each disturb cycle, the memory was read out. Hence, this
measurement also included potential read disturb. This effectively shows that
the program and read disturb is limited and that the demonstrated memory
technology can be scaled up to at least 8 kbits.
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5.4 Conclusions and outlook
In summary, we realized a passive NAND array in FeFET technology. From
the characteristics of the discrete FeFET, the operation of the NAND array
could be derived. A non-destructive readout operation is possible in the BG-BC
pentacene FeFET due to the depolarized OFF state. In this state, the FeFET
acts as a normal TFT. By conventional field-effect, application of VGS = -10 V
causes a sufficient drain current which minimizes its voltage drop for the serial
connection, yet it does not overwrite the OFF state. The latter is the result
of the strong voltage dependent switching in P(VDF-TrFE) which in addition
allows for a disturb-free write operation in the NAND array. The memory
operation is confirmed in a fabricated 1x4 NAND string, with endurance cycling
up to 2500 cycles and a retention time of 1 month at programming times between
5 and 10 ms. Disturb measurements show that the array can be scaled to at
least 8 kbits. To scale the array in the string size, as well as to improve read
reliability for the read circuitry however, the ON/OFF ratio would have to be
improved.

Chapter 6
Strategies to improve the
memory window
From the previous chapter, it is clear that strategies are needed to improve
the ON/OFF ratio, such that a larger array can be made and to improve the
reliability of the memory. In addition, a larger current ratio is useful for making
a multi-level memory, i.e. storing 2 or 3 bits per FeFET [128,157,251,261]. A
larger ON/OFF ratio can be achieved by i) increasing the memory window;
ii) minimizing the hysteresis in the OFF state during operation; or iii) increasing
the ON current without affecting the OFF state.
Because the ferroelectric effect is strongly interface dependent, limited
adjustments can be made to the bottom gate - bottom contact architecture.
Approaches that alter the ferroelectric-semiconductor interface are deemed to
fail. This is illustrated in Fig. 6.1 and discussed in more detail in the Master
thesis of Ref. [254]. Although the growth of pentacene was greatly improved
by the insertion of a thin poly(α-methylstyrene) layer (≈ 4 nm), the resulting
structure showed an anti-clockwise hysteresis, indicative of charge trapping
behavior. Our conclusions are in agreement with previous reports, in which the
use of insulating interlayers was largely unsuccessful [157].
A simple approach is to replace pentacene with a different semiconducting layer.
In recent years, novel, air-stable organic semiconductors have been reported
such as DNTT1 [37, 262, 263], C10-DNTT2 [48, 264], and DPh-DNTT3 [10, 265],
1dinaphtho[2,3-b:2’,3’-f]thieno[3,2-b]thiophene
22,9-didecyl-dinaphtho[2,3-b:2’,3’-f]thieno[3,2-b]thiophene
32,9-diphenyl-dinaphtho[2,3-b:2’,3’-f]thieno[3,2-b]thiophene
107
108 STRATEGIES TO IMPROVE THE MEMORY WINDOW
0 0 0
75 nm 75 nm 35 nm
Pentacene on
P(VDF-TrFE)
Pentacene on
cross-linked P(VDF-TrFE)
Pentacene on
cross-linked P(VDF-TrFE)
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Figure 6.1: Surface topology maps of pentacene on P(VDF-TrFE), cross-linked
P(VDF-TrFE), and with an additional layer of poly(α-methylstyrene). All scans are
2µm x 2µm in size and measured by AFM in tapping mode.
as well as amorphous oxide semiconductors like In-Ga-Zn-O (IGZO) [266,267].
These materials reach high mobilities of 1-10 cm2V−1s−1 in TFTs, which may
result in a higher ON/OFF ratio in FeFETs. For oxide semiconductors, a top
gate structure must be adopted as its deposition conditions can damage the
P(VDF-TrFE) layer [133,268].
In this chapter, strategies are explored to improve the ON/OFF ratio or memory
window of the BG-BC FeFET. We focus on using the novel high-mobility
organic semiconductors, including additional surface treatments. Furthermore,
we propose a heterojunction structure as an effective method to improve the
memory window.
6.1 Experimental methods
The materials and device structure used in this chapter are shown in Fig. 6.2(a).
The small molecule semiconductors DNTT, C10-DNTT, and DPh-DNTT, were
provided by Nippon Kayaku Co. Ltd., and used as received. Bottom gate
structures with lithographically patterned source-drain contacts on cross-linked
P(VDF-TrFE) were fabricated on glass substrates, as described in Chapter 4.
The thickness of the photo cross-linked P(VDF-TrFE) film was 250 nm, as
measured with a surface profilometer (Dektak, Veeco). To study the influence of
self-assembled monolayers (SAM) on the Au contacts, pentafluorobenzenethiol
(PFBT) or 1-dodecanthiol was then deposited on the gold by dipping in a ∼(3-5)
mM ethanol solution for 30 min. Finally, DNTT, C10-DNTT, or DPh-DNTT
were deposited by vacuum thermal evaporation. In Sec. 6.3, we will explore
the use of a heterojunction, the addition of a second organic semiconductor
(ZnPc or C60) on top of the structure shown in Fig. 6.2(a). The small molecule
semiconductors were deposited according to Table 6.1.
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Table 6.1: Experimental details for (ultra) high vacuum deposition of DNTT, C10-
DNTT, DPh-DNTT, ZnPc and C60.
Parameter DNTT C10-DNTT DPh-DNTT ZnPc C60
rdep [Å/s] 0.25 0.1-0.2 0.1-0.2 1 1
Tsub [◦C] 68 100 87.5 r.t. r.t.
thickness [nm] 30 15 20 5-30 5-30
r.t. = room temperature
All electrical measurements were performed in a nitrogen glovebox. Transistor
characteristics were measured using two computer-controlled Keithley 2602
units. To measure the memory window more accurately, the transfer curves
were measured with pulsed gate voltage, as described in Appendix B.
6.2 FeFETs with high-mobility small molecule semi-
conductors
As shown in Fig. 6.2(b), DNTT forms a discontinuous, three-dimensional layer
on P(VDF-TrFE). The needle-like morphology of P(VDF-TrFE) can be seen in
between the 3D pillars of DNTT, indicating a Volmer-Weber (3D islands), rather
than Stranski-Krastanov growth (2D layer + 3D islands) [269]. Consequently,
no transfer characteristics could be measured in the DNTT FeFETs. A two-
dimensional growth could be obtained by adjusting the deposition parameters
of Table 6.1. The latter however, were optimized for the OTFT transistors and
circuits. To facilitate integration, adjusting these parameters should be avoided,
making DNTT unsuited for FeFETs.
On the other hand, C10-DNTT and DPh-DNTT form a complete two-
dimensional film on P(VDF-TrFE). Moreover, a continuous growth is observed
over the bottom contact edge, as shown in Figs. 6.2(d) and (f). The different
growth is most likely due to the additional sidechains in the chemical structure of
C10-DNTT and DPh-DNTT. Typical transistor characteristics of the fabricated
FeFETs are shown in Figs. 6.2(c) and (e). The transistors operate similarly
to that of pentacene FeFETs, i.e. switching occurs between the ’ON’ and
’Intermediate’ state, following the notations of Chapter 3. Compared to
pentacene FeFETs (see Fig. 4.5 on p. 81), it can be seen that the ON current
is increased by two, and four orders of magnitude by employing DPh-DNTT
and C10-DNTT as the semiconductor, respectively. The average mobility was
respectively 0.002 and 0.3 cm2V−1s−1, as extracted from the slope in the ON
state and assuming a dielectric constant of 14 for P(VDF-TrFE). Unlike the
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Figure 6.2: FeFETs with high-mobility small molecule semiconductors. (a) Structure
and materials used in this chapter. (b), (d) and (f) Growth of the organic small
molecule semiconductors on P(VDF-TrFE), as measured by AFM in tapping mode.
All scans are 2µm x 2µm in size. Transfer characteristics of the litho BG-BC FeFET
with (c) C10-DNTT; and (e) DPh-DNTT as the semiconductor. In both cases, the
semiconducting layer was unpatterned. VDS , channel length and width were -2 V, 5
µ and 1400 µ, respectively.
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pentacene FeFETs, the devices shown here exhibit no negative transconductance
in the ON state, which is likely due to the higher charge carrier mobility.
Although the ON current is increased by using the thiophene semiconductors,
the current in the forward sweep (marked by arrows 1 and 4 in Fig. 6.2(c))
increases as well. This is expected as the FeFET operates as a normal TFT in
this regime (Chapter 3). Furthermore, hysteresis is also present in the DPh-
DNTT and C10-DNTT FeFETs, as seen in the transfer characteristics. Hence,
the memory window is similar as in the pentacene FeFETs. It is clear then,
that the use of a different semiconductor can not result in a larger memory
window in this device architecture, and that other strategies must be sought.
The higher ON current however, is beneficial for a faster memory readout by a
read circuitry.
A self-assembled monolayer (SAM) on the Au contacts was investigated as
a possible improvement of the memory window. In OTFTs, these SAMs are
typically used to improve the charge injection [46, 237, 270–272]. Asadi et
al. however, found that a SAM on the contacts can also result in a shift of
the threshold voltage [270]. As shown in Fig. 6.3(a)-(d), a SAM on the Au
source-drain contacts can indeed influence the memory window. A small shift
in the forward on-set voltage (1-2 V) is observed in the FeFETs treated with
1-dodecanethiol, whereas it remained nearly the same when treated with PFBT.
Furthermore, the ON current is negatively affected in the latter case. The
observed shift is consisted with the report of Asadi et al., in which a shift
to more negative threshold voltage was observed in MEH-PPV OTFTs with
SAM-treated contacts [270]. The results could be explained by a larger contact
resistance at low gate bias (for 1-dodecanethiol), though further studies are
needed to substantiate this claim.
6.3 Planar heterojunction FeFETs
A planar organic heterojunction is an interface formed by two organic
semiconductors of differing energy levels on top of each other. This device
structure is commonly used in organic photovoltaic cells [273, 274], and in
ambipolar OTFTs [275–279]. In the latter, a shift of the (p-channel) threshold
voltage has been observed [280,281]. This observation motivated us to explore
the use of a heterojunction in FeFETs for improving the memory window.
The structure and energy levels of the used materials are shown in Figs. 6.4(a)-
(b) and 6.5(a)-(b). Based on their HOMO and LUMO energy levels, zinc
phthalocyanine (ZnPc) and fullerene (C60) were chosen in combination with
C10-DNTT and DPh-DNTT.
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Figure 6.3: Influence of 1-dodecanethiol or PFBT self-assembled monolayers on the
Au source-drain contacts. Transfer characteristics of FeFETs with (a)-(b) C10-DNTT;
or (c)-(d) DPh-DNTT as the semiconductor. The black full lines and dashed grey
lines show the drain current of the thiol-treated and non-treated FeFETs, respectively.
The on-set voltage was arbitrarily taken at 1 µA, and 10 nA for the C10-DNTT and
DPh-DNTT FeFETs, respectively. VDS , channel length and width were -2 V, 5 µ and
1400 µ, respectively.
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Figure 6.5: Influence of a heterojunction structure on a FeFET with DPh-DNTT
as the semiconducting layer in the channel. (a) Structure of the FeFET with a
heterojunction. Zinc phthalocyanine (ZnPc) and fullerene (C60) were used as the
second organic semiconductor. (b) HOMO/LUMO energy levels of the heterojunction,
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As seen in Figs 6.4(c)-(f) and 6.5(c)-(f), forming a heterojunction can have
a significant impact on the transfer characteristics and memory window of
the FeFET. Two interesting features are observed. Firstly, the forward on-set
voltage is shifted to more negative VGS when either C60 or ZnPc is added, while
the backward on-set voltage (ON to OFF state) remains essentially unchanged.
Secondly, n-type current is observed in the heterojunction FeFETs with C60.
As summarized in Fig. 6.6, the resulting memory window is 30-60 % larger in
the heterojunction FeFETs, for both C10-DNTT and DPh-DNTT as the first
semiconductor. The memory window is mainly enlarged by the shift of the
forward on-set voltage. This shows that the formation of a heterojunction is
an effective way to improve the memory window of FeFETs. Moreover, the
simple addition of a second organic semiconductor paves the way for further
improvements as there are many material combinations possible.
Questions remain however, on the physical origin of this improvement. It is
rather surprising that both C60 and ZnPc enlarge the memory window, despite
having very distinct HOMO/LUMO levels. The shift of the forward on-set
voltage might be due to an interfacial dipole, formed by the heterojunction
[280–283]. As seen in Fig 6.6(a), a heterojunction with pentacene does not
significantly improve the memory window in the C10-DNTT FeFETs. Therefore,
a clear trend could not be established between the energy levels of the organic
semiconductors, and the shift of the on-set voltage. This could be if the
interfacial dipole mainly originates from polarization effects, rather than charge
transfer [284]. In such a case, molecular geometry as well as the relative
orientation of the molecules can play a role [285]. It is not clear however, why
the backward on-set voltage is not shifted as well. Further studies are needed
to clarify the physical origin. Unambiguous proof that an interfacial dipole
plays a role could be obtained by a direct measurement of this dipole using
ultraviolet photoemission spectroscopy (UPS) [282,283]. In addition, a study
on the thickness dependence of the first semiconductor, morphology studies and
microelectrostatic computations, can further support this theory.
As mentioned previously, n-type current is observed in the FeFETs with a
C60 heterojunction. Interestingly, the n-channel is not remanent, unlike in the
ambipolar FeFET by Naber et al. [186]. This is because we used a planar
heterojunction, whereas Naber et al. employed a blend of p- and n-type
semiconductors. At positive gate voltage, the p-channel semiconductor is
depleted, and acts as an additional capacitance in series with P(VDF-TrFE) for
the C60 channel. This series capacitance causes a depolarization field such that
the ferroelectric immediately depolarizes upon sweeping the gate voltage back
to 0 V. For DPh-DNTT with 5 nm C60, no n-type current is observed, most
likely because a complete layer was not yet formed [279]. The n-channel should
be anyhow avoided, as it reduces the effective memory window.
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Figure 6.6: Comparison of the memory window in FeFETs with and without the
heterojunction, using (a) C10-DNTT; and (b) DPh-DNTT as the semiconducting layer
interfacing with P(VDF-TrFE). The memory window was taken at 1 µA and 10 nA
for the C10-DNTT and DPh-DNTT FeFETs, respectively. The memory window is
shown, taking into account the hysteresis in the OFF state, but not the n-type current
in the heterojunctions with C60. Energy levels of pentacene was adapted from [8].
The errorbars denote a 95% confidence interval of the measured transistors. At least
five FeFETs were measured for each material combination.
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Figure 6.7: Limitation of the ON current in a NAND architecture by the pass
resistance. (a) Transfer characteristics of the heterojunction FeFET with DPh-DNTT
and 30 nm ZnPc. (b) Repeated pulsed read-out operations at VGS,read = +1 V or -10
V, after programming to the OFF state. The initial OFF state was programmed by a
pulse of +30 V for 5 ms, after 10 ON-OFF cycles. The width of the read pulse was ≈
3 ms, as defined by a 1 ms delay and 2 ms integration time. VDS , channel length and
width were -2 V, 5 µ and 1400 µ, respectively.
6.4 NAND array with planar heterojunction Fe-
FETs
As seen in Chapter 5, to read out the memory state of the selected FeFET in
the NAND architecture, VWL,unselect was applied on the unselected FeFETs
such that the latter act as pass transistors, even if they were programmed in the
OFF state. For the litho BG-BC pentacene FeFETs, this bias condition led to
a similar current level as the ON current itself, thereby minimizing the voltage
drop over the unselected FeFETs. For the C10-DNTT or DPh-DNTT FeFETs,
with or without the heterojunction, this is no longer the case, as revealed by the
transfer characteristics. This is further illustrated in Fig. 6.7(a) for DPh-DNTT
with 30 nm ZnPC. As can be seen, the drain current (IPass) at VGS,forward
= -10 V is almost two orders of magnitude lower than the ON current. The
non-destructive readout however, is verified in the heterojunction structure, as
shown by the pulsed operation in Fig. 6.7(b). It can be expected that the lower
IPass will severely limit the ON current that is read in the selected FeFET of a
NAND array. A higher IPass may be achieved by improving the subthreshold
slope. This could be obtained by optimizing the processing conditions of the
FeFET or by selecting a proper material combination in the heterojunction.
To demonstrate the advantages of the heterojunction structure, we fabricated a
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1x4 NAND string using C10-DNTT and 30 nm ZnPc. The circuit diagram and
layout are shown in Fig. 6.8(a)-(b). Based on the transfer characteristics shown
previously in Fig. 6.4(f), the ON current in the array is expected to be ∼ 0.1
mA. As seen in Fig 6.8(c) however, the ON current is around 4 times lower
than expected. This is most likely due to degradation of C10-DNTT in the
vacuum chamber, prior to deposition. The applied pulses and timings are shown
in Table 6.2. As can be seen in Fig. 6.8(d), the 1x4 array can be alternately
programmed between ’0101’ and ’1010’ bit patterns for 2500 cycles without a
significant loss in the ON/OFF ratio. The retention time of the array is shown
in Fig. 6.8(e). After one month, the ON/OFF ratio is around 10, which is five
times larger than that in the pentacene array of Chapter 5. We would like to
note that the semiconducting layers here were unpatterned. This ON/OFF
ratio is therefore an underestimate, as a lower OFF current could have been
measured if the layers had been patterned. Assuming that the OFF current
would be similar to that of the pentacene array of Chapter 5 (≈ 1-10 nA), the
ON/OFF ratio could therefore be more than 1000.
Table 6.2: Applied pulses and timings in the NAND array with heterojunction
FeFETs of C10-DNTT and 30 nm ZnPc.
VWL,
unselect
[V]
VBL,
unselect
[V]
VSL,
unselect
[V]
VWL,
select
[V]
VBL,
select
[V]
VSL,
select
[V]
Pulse
width
[ms]
Write 1 -10 -20 -20 -30 0 0 5
Write 0 +10 +20 +20 +30 0 0 5
Read -10 0 0 +7.5 -2 0 ∼3b
b Limited by the current measurement: a measurement delay of 1 ms and
measurement integration time of 2 ms was used.
6.5 Conclusions and outlook
In summary, we explored strategies to improve the memory window, or ON/OFF
ratio of FeFETs. Novel high-mobility semiconductors based on thiophenes have
shown promising results in literature for high performance circuits, though
its direct use in FeFETs is limited. DNTT was found to be unsuited for
FeFETs as the semiconductor grows discontinuously on P(VDF-TrFE). On the
other hand, DPh-DNTT and C10-DNTT covers P(VDF-TrFE) and the bottom
contacts completely, owing to their additional sidechains. The memory window
of the fabricated FeFETs however, remained similar as in pentacene FeFETs,
even though the ON current was two to four orders of magnitude higher than
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the latter. Additional methods are therefore needed to improve the memory
window. This can be achieved by depositing a self-assembled monolayer on
the Au contacts resulting in a shift of the forward on-set voltage, as seen with
1-dodecanethiol treated contacts, but not with PFBT. The memory window
can be further improved by employing a planar heterojunction structure in
the FeFET. The addition of C60 or ZnPc resulted in a 30-60% larger memory
window for both DPh-DNTT and C10-DNTT as the first semiconductor. This
novel FeFET architecture opens new possibilities for further improvements, due
to the large selection of organic semiconducting materials that are available. The
1x4 NAND array with a heterojunction of C10-DNTT and ZnPc showed a five
times larger ON/OFF ratio than the pentacene NAND array of Chapter 5. After
2500 endurance cycles, the ON/OFF ratio showed no significant degradation.
In addition, the ON/OFF ratio was atleast 10 after one month retention time.
Further studies are needed however, to elucidate the physical origin of the
improvements proposed in this chapter.
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Figure 6.8: A 1x4 NAND string of a heterojunction FeFET with C10-DNTT and 30
nm ZnPc as the first and semiconductor, respectively. (a) Equivalent circuit diagram.
(b) Optical microscope image of the NAND string. (c) Transfer characteristics of each
FeFET in the NAND string. (d) Endurance by alternatively programming ’0101’ and
’1010’ in the NAND string. (e) Retention time of the 1x4 NAND string programmed
in ’0101’. Source, drain and gate of all FeFETs were grounded in between the readout
measurements for the first 24 h. Afterwards, the FeFETs were stored in floating
condition. Channel length and width were 5 µ and 1000 µ, respectively.
Chapter 7
General conclusions and
Outlook
This doctoral research focused on the realization of high-performance
ferroelectric memory arrays, which can be integrated with organic thin-film
technology on flexible substrates. This goal was pursued by a combination of
i) technological advancements over the state-of-the-art; ii) further understanding
of the device operation; iii) devising a read-and write scheme suited for an
array; and iv) use of novel materials and device architectures. A summary of
the main results is given in the next section. Finally, further challenges, and
suggestions for future work are outlined in the last section.
7.1 Overview of the main results
The main challenges in P(VDF-TrFE) FeFETs are large leakage currents and
a low retention time. In Chapter 2 however, we demonstrated that these
challenges are not fundamentally related to P(VDF-TrFE) FeFETs. High-
quality thin-films of P(VDF-TrFE) were obtained by optimizing the processing
parameters. These optimized films with a thickness of 162 nm show a leakage
current less than 10−7 A/cm2 at 100 MV/m, among the best reported so far.
Next, we fabricated bottom gate - top contact (BG-BC) FeFETs with pentacene
as the organic semiconductor. These devices show a clockwise hysteresis in their
transfer characteristics which can be attributed to the ferroelectric switching.
The pentacene FeFET shows asymmetric switching times, < 0.1 ms and 10 ms
for OFF to ON; and ON to OFF switching respectively, using voltage pulses
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below the specified 24 V. Although the ON current degrades under repeated
cycling, the ON/OFF ratio is estimated to remain larger than 100 up to 104
cycles. In addition, the current ratio is still more than 100 after 1 year, making
this technology highly promising for non-volatile memory applications.
As measured in the transfer characteristics, the nearly symmetrical memory
window around zero gate voltage suggests that the ferroelectric switches
between two polarized states in the BG-TC FeFET. This conclusion however,
contradicts with earlier reports. In fact, the BG-TC pentacene FeFETs
show three reprogrammable memory states: ’OFF’, ’Intermediate’ and ’ON’
state. In Chapter 3, we therefore investigated the ferroelectric polarization
state in MFSM structures and in FeFET devices. The polarization state in
the channel was directly probed using Scanning Kelvin Probe Microscopy.
These measurements show that the ferroelectric layer in the channel region
of the FeFET is not fully polarized in the ’OFF’ and ’Intermediate’ states.
The difference between these two states can be explained by a different
injection property of the contacts, caused by the ferroelectric polarization state
underneath the source-drain contacts. This refinement clarifies the peculiarities
experimentally found in literature, as well as in our own results. Hence, the
proposed model provides a unified picture of the device operation in organic
FeFETs.
In the previous two chapters, shadow-masking was used to pattern the source-
drain contacts and semiconducting layer. To integrate with OTFT circuits, as
well as to fabricate memory arrays, photolithography must be used. Furthermore,
a bottom contact configuration needs to be adopted. In Chapter 4, we
demonstrated such a memory FeFET that can be integrated with current state-
of-the-art OTFTs on flexible substrates. To enable lithographic patterned Au
source-drain contacts on P(VDF-TrFE), the ferroelectric polymer was photo
cross-linked. In addition, this cross-linking allows direct patterning of the
layer, while the ferroelectric properties are largely retained. The resultant litho
bottom gate - bottom contact (BG-BC) FeFET still shows the ferroelectric
memory behavior, though the transistor characteristics show major differences.
Following the notations of Chapter 3, this device switches only between the
’ON’ and ’Intermediate’ states, unlike the shadow masked FeFETs. Moreover,
hysteresis is present in its OFF state, i.e. the ’Intermediate’ state, limiting the
memory window further. Nonetheless, the device shows promising results with
switching in ms range, endurance cycling of 104 pulses, and a retention of more
than 2 weeks.
For practical applications, a memory of more than 1 bit is needed, i.e. a
memory array. In Chapter 5, we realized a passive NAND array using the
litho BG-BC FeFET technology that was developed in the previous chapter.
The NAND architecture was chosen, as it offers the highest possible density
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of all transistor memory arrays. Despite the fact that passive arrays are more
challenging to reliably address all FeFETs, we demonstrate a non-destructive
read and write operation in the NAND array. The fabricated 1x4 NAND string
shows endurance cycling up to 2500 cycles, a retention time of 1 month, and
programming times between 5 and 10 ms. In addition, disturb measurements
show that the presented technology can be scaled to at least 8 kbits. The
ON/OFF ratio however, is much reduced compared to the discrete FeFETs,
limiting its practical use. Nonetheless, the results in this chapter demonstrate
that a passive NAND architecture is feasible in FeFET technology.
In Chapter 6, we explored strategies to improve the memory window, or
ON/OFF ratio of FeFETs. Incorporation of novel, high-mobility semiconductors
alone are proven to be unsuccessful to enlarge the memory window in the BG-
BC FeFET structure. Therefore, additional methods were investigated to
improve the memory window. A slight improvement is observed by depositing
1-dodecanethiol on the Au contacts by self-assembly. On the other hand, the
memory window is enlarged by 30-60 % using a planar heterojunction structure
in the FeFET. As a result of the improved memory window, the fabricated 1x4
NAND array shows a five times larger ON/OFF ratio than the pentacene NAND
array of Chapter 5. After 2500 endurance cycles, the ON/OFF ratio showed no
significant degradation. Furthermore, the ON/OFF ratio was atleast 10 after
a retention time of one month. The heterojunction architecture is promising
for further improvements, as many combinations of organic semiconducting
materials are possible.
As summarized in Fig. 7.1, the discrete FeFETs and arrays of this dissertation
are among the best performing organic memory technologies in literature. Even
though the stringent specifications of Table 1.2 are not yet fully reached, the
results are encouraging for future work.
7.2 Outlook
As with all technologies, FeFETs must operate reliably before they can be
introduced to the market. However, comprehensive studies on the reliability
of P(VDF-TrFE) FeFETs are still scarce in literature. Therefore, further work
is necessary to elucidate the mechanism behind the performance loss under
repeated cycling and during retention. Few authors have already attributed this
mechanism to charge injection and trapping in P(VDF-TrFE), though without
much detail. Proof that this is indeed the dominant mechanism can be obtained
by developing a mathematical model which can predict the performance loss
under elevated temperatures, i.e. under accelerated measurement conditions.
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Such accelerated tests would also be useful to rapidly screen the performance of
multiple material systems and therefore greatly assist in the development of
higher performance FeFETs. In addition, the reliability under combined stressing
conditions, e.g. retention after endurance cycling, should be investigated.
Furthermore, the litho BG-BC FeFETs should be integrated with OTFTs and
circuits. As briefly mentioned in Chapter 4, the actual integration can still be
quite challenging, despite having the same architecture. Moreover, integration of
the heterojunction FeFET may pose additional difficulties. We suspect however,
that these challenges can be eventually overcome by process optimization.
In recent years however, fast progress have been made in the field of amorphous
oxide semiconductors for thin-film applications. This technology has already
reached a maturity near commercialization. Nonetheless, with the discovery of
high-mobility p-channel organic semiconductors such as C10-DNTT and DPh-
OUTLOOK 125
DNTT, OTFTs remain relevant in the landscape of thin-film technologies.
Moreover, organic and oxide technologies could be combined to realize
complementary logic circuits with higher robustness than unipolar logic, enabling
large scale integration of complex circuits [286]. Surely, an organic or oxide
memory will be needed in these applications.

Appendix A
Literature data of organic
memory technologies
A non-exhaustive list of literature reports is presented in the following tables.
Only reports with at least retention or endurance data are considered. Tables A.1
and A.2 lists P(VDF-TrFE) FeFETs with bottom-gate, and top-gate structures,
respectively. Tables A.3 - A.5 lists charge-storage, FeDiodes and organic RRAM
memories, respectively.
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Table A.1: Literature data of bottom-gate P(VDF-TrFE) FeFETs.
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Appendix B
Measurement considerations
Ferroelectric polarization loops
The setup used for measuring the ferroelectric polarization loops, is schematically
shown in Fig. B.1. A function generator (Agilent 33250A) was used to generate
a triangular waveform at 100 Hz for 100 periods. This signal was applied via a
voltage amplifier (WMA-01, Falco Systems) on an electrode of the ferroelectric
capacitor. In addition, an oscilloscope probe was used to measure the exact
voltage waveform that was applied. The remaining electrode of the ferroelectric
capacitor was connected to a virtual ground integrator circuit, which outputs
the time-domain integral of the current, i.e. the charge, that flows through the
capacitor.
The electric circuit diagram of the integrator circuit is shown in Fig. B.2. The
circuit consists of three stages: i) a current-voltage converter; ii) a buffer; and
iii) an op amp integrator. To perform the integration operation, the frequency
of the applied waveform must be f » 12piRiCi . Variable resistors were used to
ensure that this condition was met. In addition, care was taken to assure that
the op-amps did not saturate.
The setup was verified by measuring capacitors of thermally grown SiO2 on
Si substrates. The thickness of the dielectric was 120 nm, as measured with
ellipsometry. Au was thermally evaporated through a shadowmask to form
the top electrode. As shown in Fig. B.3, the measured displacement shows a
straight line, as expected. From the slope of the curve, a dielectric constant of
3.88 is obtained, in close agreement with the well known value of 3.9.
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Figure B.1: Setup used for measuring the ferroelectric polarization loops.
As with all hysteresis circuits, the virtual-ground integrator circuit does not
measure polarization P directly. Rather, it measures switched charge [106]. As
a consequence, the integration constant is unknown, and hysteresis loops are
typically centered along the displacement axis. In addition to this centering, the
measured loops were corrected for the leakage current and linear capacitance
to obtain more accurate values for the remanent polarization, as shown in Fig.
B.4. The slopes at maximum applied fields were extracted and the following
parameters were calculated:
chi =
diffhi1 + diffhi2
2 (B.1)
clo =
difflo1 + difflo2
2 (B.2)
c = chi + clo2 (B.3)
σhi = 2(diffhi1− diffhi2) (B.4)
σlo = 2(difflo1− difflo2) (B.5)
σ = σhi + σlo2 (B.6)
Each datapoint was then corrected as follows:
P (i = 1...n) = Dmeasured(Vi)− (cVi) (B.7)
P (i = 1...n) = Dmeasured(Vi) + σ
∑i
j=1 Vj
n+ 1 (B.8)
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Figure B.3: Verification of the polarization loop setup by measuring an SiO2
capacitor. Four capacitors of varying area are shown.
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Figure B.5: Measurement artifact in pristine, unpoled FeFETs. (a)-(d) Transfer
characteristics are shown of BG-TC pentacene FeFETs, fabricated in two different
runs to demonstrate reproducibility (left and right set of figures). The top contacts
and pentacene were fabricated as described in Chapter 2. The first and second gate
voltage sweep are shown by the dashed and solid lines, respectively. The double
gate voltage sweep started from +15 V. Thickness of the ferroelectric was 162 nm.
Drain-source voltage and channel width were -2 V and 2000 µm, respectively. Channel
lengths were 100 and 50 µm in the left and right figures, respectively.
Transfer characteristics
After fabricating the FeFET, the ferroelectric is in an unknown, unpoled
state. Hence, the very first gate voltage sweep will always result in a transfer
characteristics, distinct from subsequent sweeps as shown in Fig. B.5. Therefore,
the fabricated FeFETs were always swept at least twice, and the first sweep was
disregarded in all the transfer curve measurements shown in this dissertation.
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Figure B.6: Influence of the gate voltage sweep rate on the tranfer characteristics of
BG-TC pentacene FeFETs. Thickness of the ferroelectric was 162 nm. Drain-source
voltage, channel length and width were -2 V, 50 µm and 2000 µm, respectively.
Due to the large overlap between gate and source-drain contacts in the shadow-
masked BG-TC pentacene FeFETs, the switching currents cause shoulders, dips
and peaks to appear in the measured drain current, as shown in Fig. B.6. As
can be seen, these features can be partially removed by sweeping at a slower
rate. In addition, it can be seen that the memory window does not change
with different sweep rates, indicating that the clockwise hysteresis of the drain
current is indeed caused by the ferroelectric polarization.
In Chapter 6, the transfer characteristics was measured with pulsed gate voltage
instead of the usual DC gate voltage sweep. The difference between the two
measurement protocols is shown in Fig. B.7(a). As can be seen in Fig. B.7(b),
a slightly larger, and more accurate, memory window is measured in the pulsed
operation, though with a higher noise level in the measured OFF current.
This slight difference in the memory window can be attributed to the voltage
dependent switching of the ferroelectric polymer. The pulsed operation was
preferred over the normal DC sweep as pulses are generally used in the operation
of a memory device, in addition to the more accurate measurement of the memory
window.
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Figure B.7: (a) Applied waveforms of the gate voltage in DC and pulsed sweep
operation. (b) Transfer characteristics of litho BG-BC FeFETs with DPh-DNTT as
the organic semiconductor. The drain current was measured by a DC (grey curves)
or pulsed (black curves) gate voltage sweep. The characteristics of five FeFETs are
shown. Thickness of the cross-linked P(VDF-TrFE) was 250 nm. Drain-source voltage,
channel length and width were -2 V, 5 µm and 1400 µm, respectively. In the pulsed
operation, the width of the pulses was 5 ms, with a period of 10 ms.
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